Copertina

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liao, Yuchao, Adegbija, Tosiron, Lysecky, Roman
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Are LLMs Any Good for High-Level Synthesis?
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
di: Liao, Yuchao, et al.
Pubblicazione: (2026)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
di: Choudhary, Yousuf, et al.
Pubblicazione: (2026)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
di: Choudhary, Yousuf, et al.
Pubblicazione: (2026)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

Deep Inverse Design for High-Level Synthesis
di: Chang, Ping, et al.
Pubblicazione: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
di: Aliyev, Ilkin, et al.
Pubblicazione: (2026)

STT-RAM-based Hierarchical In-Memory Computing
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

RAS: A Bit-Exact rANS Accelerator For High-Performance Neural Lossless Compression
di: Qin, Yuchao, et al.
Pubblicazione: (2025)

Axon: A novel systolic array architecture for improved run time and energy efficient GeMM and Conv operation with on-chip im2col
di: Nayan, Md Mizanur Rahaman, et al.
Pubblicazione: (2025)

Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
di: Nascimento, Diego V. Cirilo do, et al.
Pubblicazione: (2022)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
di: Oztas, Ali Emre, et al.
Pubblicazione: (2024)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
di: Su, Yuchao, et al.
Pubblicazione: (2025)

COOK Access Control on an embedded Volta GPU
di: Lesage, Benjamin, et al.
Pubblicazione: (2024)

An integrated design of energy and indoor environmental quality monitoring system for effective building performance management
di: Zakka, Vincent Gbouna, et al.
Pubblicazione: (2025)

Virtual memory for real-time systems using hPMP
di: Walluszik, Konrad, et al.
Pubblicazione: (2025)

Development of embedded target detection system based on FPGA and YOLOv3-Tiny
di: Jiang, Zihan, et al.
Pubblicazione: (2026)

MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
di: Chaurasia, Ansh
Pubblicazione: (2025)

TaiBai: A fully programmable brain-inspired processor with topology-aware efficiency
di: Li, Qianpeng, et al.
Pubblicazione: (2025)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
di: Ilmberger, Joscha, et al.
Pubblicazione: (2025)

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference
di: Moitra, Abhishek, et al.
Pubblicazione: (2024)

TLV-HGNN: Thinking Like a Vertex for Memory-efficient HGNN Inference
di: Han, Dengke, et al.
Pubblicazione: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
di: Raman, Siddhartha Raman Sundara, et al.
Pubblicazione: (2026)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
di: Raman, Siddhartha Raman Sundara, et al.
Pubblicazione: (2026)

NetGAP: A Graph-Grammar approach for concept design of networked platforms with extra-functional requirements
di: de Moraes, Rodrigo Saar, et al.
Pubblicazione: (2023)

BiHDTrans: binary hyperdimensional transformer for efficient multivariate time series classification
di: Zhang, Jingtao, et al.
Pubblicazione: (2025)

TransDot: An Area-efficient Reconfigurable Floating-Point Unit for Trans-Precision Dot-Product Accumulation for FPGA AI Engines
di: Wang, Jiayi, et al.
Pubblicazione: (2026)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
di: Han, Zhaoyang, et al.
Pubblicazione: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
di: Wu, Yuchao, et al.
Pubblicazione: (2026)

HomeLabGym: A real-world testbed for home energy management systems
di: Van Puyvelde, Toon, et al.
Pubblicazione: (2024)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
di: Dong, Shuai, et al.
Pubblicazione: (2024)

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
di: Loroch, Dominik, et al.
Pubblicazione: (2025)

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
di: Jiang, Zhe, et al.
Pubblicazione: (2025)