Drop-Connect as a Fault-Tolerance Approach for RRAM-based Deep Neural Network Accelerators
Fuente:
arXiv
Saved in:
| Main Authors: | Xiang, Mingyuan, Xie, Xuhan, Savarese, Pedro, Yuan, Xin, Maire, Michael, Li, Yanjing |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Efficient and Fault-Tolerant Memristive Neural Networks with In-Situ Training
by: Prajapat, Santlal, et al.
Published: (2025)
by: Prajapat, Santlal, et al.
Published: (2025)
Mixed-Precision Training and Compilation for RRAM-based Computing-in-Memory Accelerators
by: Pelke, Rebecca, et al.
Published: (2026)
by: Pelke, Rebecca, et al.
Published: (2026)
Optimizing Binary and Ternary Neural Network Inference on RRAM Crossbars using CIM-Explorer
by: Pelke, Rebecca, et al.
Published: (2025)
by: Pelke, Rebecca, et al.
Published: (2025)
Efficient Reinforcement Learning On Passive RRAM Crossbar Array
by: Tyagi, Arjun, et al.
Published: (2024)
by: Tyagi, Arjun, et al.
Published: (2024)
An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography
by: Yue, Hao, et al.
Published: (2025)
by: Yue, Hao, et al.
Published: (2025)
A Blueprint for Precise and Fault-Tolerant Analog Neural Networks
by: Demirkiran, Cansu, et al.
Published: (2023)
by: Demirkiran, Cansu, et al.
Published: (2023)
Current pulse generator: A circuit for programming RRAM in current mode
by: Zhang, Bojian, et al.
Published: (2026)
by: Zhang, Bojian, et al.
Published: (2026)
Characterization and Mitigation of ADC Noise by Reference Tuning in RRAM-Based Compute-In-Memory
by: Wei, Ying-Hao, et al.
Published: (2025)
by: Wei, Ying-Hao, et al.
Published: (2025)
Fault Tolerant Design of IGZO-based Binary Search ADCs
by: Duarte, Paula Carolina Lozano, et al.
Published: (2026)
by: Duarte, Paula Carolina Lozano, et al.
Published: (2026)
STRIDe: Cross-Coupled STT-MRAM Enabling Robust In-Memory-Computing for Deep Neural Network Accelerators
by: Ahmed, Imtiaz, et al.
Published: (2026)
by: Ahmed, Imtiaz, et al.
Published: (2026)
Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)
by: Andrulis, Tanner, et al.
Published: (2024)
Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)
by: Khezeli, Benyamin, et al.
Published: (2024)
Low-power Spike-based Wearable Analytics on RRAM Crossbars
by: Bhattacharjee, Abhiroop, et al.
Published: (2025)
by: Bhattacharjee, Abhiroop, et al.
Published: (2025)
Sparsity-Aware Optimization of In-Memory Bayesian Binary Neural Network Accelerators
by: Katti, Prabodh, et al.
Published: (2024)
by: Katti, Prabodh, et al.
Published: (2024)
Synthesis and Optimization of Encoding Circuits for Fault-Tolerant Quantum Computation
by: Peham, Tom, et al.
Published: (2026)
by: Peham, Tom, et al.
Published: (2026)
Fault-Tolerant Quantum Computing with Trapped Ions: The Walking Cat Architecture
by: Tripier, Felix, et al.
Published: (2026)
by: Tripier, Felix, et al.
Published: (2026)
A Fully Digital Relaxation-Aware Analog Programming Technique for HfOx RRAM Arrays
by: Erfanijazi, Hamidreza, et al.
Published: (2023)
by: Erfanijazi, Hamidreza, et al.
Published: (2023)
Atomic-Scale Insights into the Switching Mechanisms of RRAM Devices
by: Chowdhury, Md Tawsif Rahman, et al.
Published: (2025)
by: Chowdhury, Md Tawsif Rahman, et al.
Published: (2025)
Parameter Setting Heuristics Make the Quantum Approximate Optimization Algorithm Suitable for the Early Fault-Tolerant Era
by: He, Zichang, et al.
Published: (2024)
by: He, Zichang, et al.
Published: (2024)
Automated Synthesis of Fault-Tolerant State Preparation Circuits for Quantum Error Correction Codes
by: Peham, Tom, et al.
Published: (2024)
by: Peham, Tom, et al.
Published: (2024)
The maximum storage capacity of open-loop written RRAM is around 4 bits
by: Li, Yongxiang, et al.
Published: (2024)
by: Li, Yongxiang, et al.
Published: (2024)
pc-COP: An Efficient and Configurable 2048-p-Bit Fully-Connected Probabilistic Computing Accelerator for Combinatorial Optimization
by: Magar, Kiran, et al.
Published: (2025)
by: Magar, Kiran, et al.
Published: (2025)
Scaling Effects of Transistor Leakage Current and IR Drop on 1T1R Memory Arrays
by: Chen, Junren, et al.
Published: (2024)
by: Chen, Junren, et al.
Published: (2024)
Accelerating NBTI Aging Evaluation via Physics-Aware Graph Attention Networks
by: Zheng, RenJie, et al.
Published: (2026)
by: Zheng, RenJie, et al.
Published: (2026)
Fault-Tolerant Quantum Error Correction: Implementing Hamming-Based Codes with Advanced Syndrome Extraction Techniques
by: Bhadra, Soham, et al.
Published: (2026)
by: Bhadra, Soham, et al.
Published: (2026)
A Case for Application-Aware Space Radiation Tolerance in Orbital Computing
by: Wang, Meiqi, et al.
Published: (2024)
by: Wang, Meiqi, et al.
Published: (2024)
DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits
by: Liu, Chengjie, et al.
Published: (2025)
by: Liu, Chengjie, et al.
Published: (2025)
Anchor-and-Connect: Robotic Aerial Base Stations Transforming 6G Infrastructure
by: Shang, Wen, et al.
Published: (2025)
by: Shang, Wen, et al.
Published: (2025)
A SAT Scalpel for Lattice Surgery: Representation and Synthesis of Subroutines for Surface-Code Fault-Tolerant Quantum Computing
by: Tan, Daniel Bochen, et al.
Published: (2024)
by: Tan, Daniel Bochen, et al.
Published: (2024)
Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
by: Ning, Shupeng, et al.
Published: (2025)
by: Ning, Shupeng, et al.
Published: (2025)
Graph Neural Networks for Vehicular Social Networks: Trends, Challenges, and Opportunities
by: Binshaflout, Elham, et al.
Published: (2025)
by: Binshaflout, Elham, et al.
Published: (2025)
A 9T4R RRAM-Based ACAM for Analogue Template Matching at the Edge
by: Papandroulidakis, Georgios, et al.
Published: (2024)
by: Papandroulidakis, Georgios, et al.
Published: (2024)
RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing: A Review
by: Zuo, Pushen, et al.
Published: (2025)
by: Zuo, Pushen, et al.
Published: (2025)
Unsupervised SFQ-Based Spiking Neural Network
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2023)
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2023)
Design-Space Exploration of Distributed Neural Networks in Low-Power Wearable Nodes
by: Chowdhury, Meghna Roy, et al.
Published: (2025)
by: Chowdhury, Meghna Roy, et al.
Published: (2025)
Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
by: Gallo, Manuel Le, et al.
Published: (2023)
by: Gallo, Manuel Le, et al.
Published: (2023)
ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)
by: Sedaghatgoo, Ali, et al.
Published: (2024)
The Ouroboros of Memristors: Neural Networks Facilitating Memristor Programming
by: Yu, Zhenming, et al.
Published: (2024)
by: Yu, Zhenming, et al.
Published: (2024)
QAMNet: Fast and Efficient Optical QAM Neural Networks
by: Bacvanski, Marc Gong, et al.
Published: (2024)
by: Bacvanski, Marc Gong, et al.
Published: (2024)
A Deep Dive into the Computational Fidelity of High Variability Low Energy Barrier Magnet Technology for Accelerating Optimization and Bayesian Problems
by: Morshed, Md Golam, et al.
Published: (2023)
by: Morshed, Md Golam, et al.
Published: (2023)
Similar Items
-
Efficient and Fault-Tolerant Memristive Neural Networks with In-Situ Training
by: Prajapat, Santlal, et al.
Published: (2025) -
Mixed-Precision Training and Compilation for RRAM-based Computing-in-Memory Accelerators
by: Pelke, Rebecca, et al.
Published: (2026) -
Optimizing Binary and Ternary Neural Network Inference on RRAM Crossbars using CIM-Explorer
by: Pelke, Rebecca, et al.
Published: (2025) -
Efficient Reinforcement Learning On Passive RRAM Crossbar Array
by: Tyagi, Arjun, et al.
Published: (2024) -
An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography
by: Yue, Hao, et al.
Published: (2025)