Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout

Ähnliche Einträge

• Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
  von: Jia, Haoyi, et al.
  Veröffentlicht: (2024)
• Delay Time Characterization on FPGA: A Low Nonlinearity, Picosecond Resolution Time-to-Digital Converter on 16-nm FPGA using Bin Sequence Calibration
  von: Park, Sunwoo, et al.
  Veröffentlicht: (2025)
• Performance Evaluation of an RFSoC Operating in a 1.25 Tesla Magnetic Field
  von: Ruckman, L., et al.
  Veröffentlicht: (2024)
• Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
  von: Malagon, Daniel, et al.
  Veröffentlicht: (2024)
• Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
  von: Devadze, Sergei, et al.
  Veröffentlicht: (2024)