Imagen de Portada

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Gonski, Julia, Gupta, Aseem, Jia, Haoyi, Kim, Hyunjoon, Rota, Lorenzo, Ruckman, Larry, Dragone, Angelo, Herbst, Ryan
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Machine Learning Instrumentation and Detectors
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
por: Jia, Haoyi, et al.
Publicado: (2024)

Delay Time Characterization on FPGA: A Low Nonlinearity, Picosecond Resolution Time-to-Digital Converter on 16-nm FPGA using Bin Sequence Calibration
por: Park, Sunwoo, et al.
Publicado: (2025)

Performance Evaluation of an RFSoC Operating in a 1.25 Tesla Magnetic Field
por: Ruckman, L., et al.
Publicado: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
por: Malagon, Daniel, et al.
Publicado: (2024)

Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
por: Devadze, Sergei, et al.
Publicado: (2024)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
por: Gomi, Yuibi, et al.
Publicado: (2025)

Skipper-in-CMOS: Non-Destructive Readout with Sub-Electron Noise Performance for Pixel Detectors
por: Lapi, Agustin J., et al.
Publicado: (2024)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
por: Rogenmoser, Michael, et al.
Publicado: (2024)

Variational Autoencoders for At-Source Data Reduction and Anomaly Detection in High Energy Particle Detectors
por: Yue, Alexander, et al.
Publicado: (2024)

A 28nm Multiply-Accumulate ASIC Architecture for On-Chip Data Compression in MHz Frame Rate X-ray and Electron Pixel Detectors
por: Rasheedi, Rami, et al.
Publicado: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
por: Scheffler, Paul, et al.
Publicado: (2024)

Breakdown Performance of Guard Ring Designs for Pixel Detectors in $150~\mathrm{nm}$ CMOS Technology
por: Zhang, Sinuo, et al.
Publicado: (2023)

Hardware acceleration for ultra-fast Neural Network training on FPGA for MRF map reconstruction
por: Ricchi, Mattia, et al.
Publicado: (2025)

Intelligent Pixel Detectors: Towards a Radiation Hard ASIC with On-Chip Machine Learning in 28 nm CMOS
por: Badea, Anthony, et al.
Publicado: (2024)

Machine Learning on Heterogeneous, Edge, and Quantum Hardware for Particle Physics (ML-HEQUPP)
por: Gonski, Julia, et al.
Publicado: (2026)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
por: Torrens, Gabriel, et al.
Publicado: (2024)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
por: Sauter, Philippe, et al.
Publicado: (2025)

Developing a Monolithic Silicon Sensor in a 65 nm CMOS Imaging Technology for Future Lepton Collider Vertex Detectors
por: Simancas, Adriana, et al.
Publicado: (2023)

A 1.8-um pitch, 47-ps jitter SPAD Array in 130nm SiGe BiCMOS Process
por: Liu, Feng, et al.
Publicado: (2024)

Simulations and Performance Studies of a MAPS in 65 nm CMOS Imaging Technology
por: Simancas, Adriana, et al.
Publicado: (2024)

Discrete Wavelet Transform for Serial X-ray Crystallography Image Segmentation
por: Doering, Dionisio, et al.
Publicado: (2026)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
por: Mattar, Jeries, et al.
Publicado: (2025)

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics
por: Que, Zhiqiang, et al.
Publicado: (2022)

HEEPidermis: a versatile SoC for BioZ recording
por: Sapriza, Juan, et al.
Publicado: (2025)

Further Characterisation of Digital Pixel Test Structures Implemented in a 65 nm CMOS Process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2025)

2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
por: Kuriakose, Neethu, et al.
Publicado: (2025)

Low latency optical-based mode tracking with machine learning deployed on FPGAs on a tokamak
por: Wei, Yumou, et al.
Publicado: (2023)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
por: Rogenmoser, Michael, et al.
Publicado: (2023)

Time performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2024)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
por: Yang, Junyi, et al.
Publicado: (2025)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
por: Rahali, Hamza Ezzaoui, et al.
Publicado: (2025)

FPGA-Accelerated SpeckleNN with SNL for Real-time X-ray Single-Particle Imaging
por: Dave, Abhilasha, et al.
Publicado: (2025)

X-ray Irradiation Studies on the Monopix DMAPS in 150$\,$nm and 180$\,$nm
por: Bespin, Christian, et al.
Publicado: (2025)

Electrical Impedance Tomography with an Integrated Picoliter-Volume Subtractive Microfluidic Chamber in 65 nm CMOS
por: de Oliveira, Antonio Victor Machado, et al.
Publicado: (2025)

Characterisation of analogue Monolithic Active Pixel Sensor test structures implemented in a 65 nm CMOS imaging process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2024)

Cross talk of a large-scale depleted monolithic active pixel sensor (DMAPS) in 180 nm CMOS technology
por: Schall, Lars, et al.
Publicado: (2024)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
por: Wainstein, Nicolás, et al.
Publicado: (2025)

Machine Learning Enables Real-Time Waveform Decomposition for Dual-Readout Calorimetry
por: Wu, Liangyu, et al.
Publicado: (2026)

Influence of Radiation and AC Coupling on Time Performance of Analog Pixels Test Structures in 65 nm CMOS technology
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2025)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
por: Lefebvre, Martin, et al.
Publicado: (2023)