Image de couverture de livre

ICMarks: A Robust Watermarking Framework for Integrated Circuit Physical Design IP Protection

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Zhang, Ruisi, Rajarathnam, Rachel Selina, Pan, David Z., Koushanfar, Farinaz
Format:	Preprint
Publié:	2024
Sujets:	Cryptography and Security Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Automated Physical Design Watermarking Leveraging Graph Neural Networks
par: Zhang, Ruisi, et autres
Publié: (2024)

EmMark: Robust Watermarks for IP Protection of Embedded Quantized Large Language Models
par: Zhang, Ruisi, et autres
Publié: (2024)

Gotta Hash 'Em All! Speeding Up Hash Functions for Zero-Knowledge Proof Applications
par: Sheybani, Nojan, et autres
Publié: (2025)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
par: Ahmed, Anees, et autres
Publié: (2024)

ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits
par: Sekanina, Lukas, et autres
Publié: (2026)

APINT: A Full-Stack Framework for Acceleration of Privacy-Preserving Inference of Transformers based on Garbled Circuits
par: Cho, Hyunjun, et autres
Publié: (2025)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
par: Das, Voktho, et autres
Publié: (2026)

Watermarking Large Language Models and the Generated Content: Opportunities and Challenges
par: Zhang, Ruisi, et autres
Publié: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
par: Wang, Zeng, et autres
Publié: (2025)

Oreo: Protecting ASLR Against Microarchitectural Attacks (Extended Version)
par: Song, Shixin, et autres
Publié: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
par: Eslami, Mohammad, et autres
Publié: (2024)

Older and Wiser: The Marriage of Device Aging and Intellectual Property Protection of Deep Neural Networks
par: Lin, Ning, et autres
Publié: (2024)

A Near-Cache Architectural Framework for Cryptographic Computing
par: Zhang, Jingyao, et autres
Publié: (2025)

An Early Experience with Confidential Computing Architecture for On-Device Model Protection
par: Abdollahi, Sina, et autres
Publié: (2025)

DASICS White Paper: Enhancing Memory Protection with Dynamic Compartmentalization
par: Jin, Yue, et autres
Publié: (2023)

An Integrated Failure and Threat Mode and Effect Analysis (FTMEA) Framework with Quantified Cross-Domain Correlation Factors for Automotive Semiconductors
par: Armato, Antonino, et autres
Publié: (2026)

KeyVisor -- A Lightweight ISA Extension for Protected Key Handles with CPU-enforced Usage Policies
par: Schwarz, Fabian, et autres
Publié: (2024)

Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
par: Paul, Rourab, et autres
Publié: (2026)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
par: Yang, Hongbin, et autres
Publié: (2026)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
par: Fu, Bo, et autres
Publié: (2025)

Supporting Secured Integration of Microarchitectural Defenses
par: Ramkrishnan, Kartik, et autres
Publié: (2026)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
par: Ku, Jonathan, et autres
Publié: (2024)

Security Properties for Open-Source Hardware Designs
par: Rogers, Jayden, et autres
Publié: (2024)

The Quest to Build Trust Earlier in Digital Design
par: Tan, Benjamin
Publié: (2024)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
par: Imtiaz, Sharjeel, et autres
Publié: (2025)

GPU Acceleration of TFHE-Based High-Precision Nonlinear Layers for Encrypted LLM Inference
par: Chen, Guoci, et autres
Publié: (2026)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
par: Chakraborty, Anirban, et autres
Publié: (2023)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
par: Hassan, Hasan, et autres
Publié: (2022)

Design high-confidence computers using trusted instructional set architecture and emulators
par: Wang, Shuangbao Paul
Publié: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
par: Ye, Haojie, et autres
Publié: (2024)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
par: Sheikh, Ahmad T., et autres
Publié: (2024)

@NTT: Algorithm-Targeted NTT hardware acceleration via Design-Time Constant Optimization
par: Nabeel, Mohammed, et autres
Publié: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
par: Reimann, Lennart M., et autres
Publié: (2024)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
par: Son, Seonghun, et autres
Publié: (2025)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
par: Halder, Dipal
Publié: (2023)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
par: Hegde, Nishant Vasantkumar, et autres
Publié: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
par: Zoni, Davide, et autres
Publié: (2024)

Confidential Computing on Heterogeneous CPU-GPU Systems: Survey and Future Directions
par: Wang, Qifan, et autres
Publié: (2024)

ALLMod: Exploring $\underline{\mathbf{A}}$rea-Efficiency of $\underline{\mathbf{L}}$UT-based $\underline{\mathbf{L}}$arge Number $\underline{\mathbf{Mod}}$ular Reduction via Hybrid Workloads
par: Liu, Fangxin, et autres
Publié: (2025)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
par: Zhou, Zhe, et autres
Publié: (2025)