Image de couverture de livre

HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Abi-Karam, Stefan, Sarkar, Rishov, Seigler, Allison, Lowe, Sean, Wei, Zhigang, Chen, Hanqiu, Rao, Nanditha, John, Lizy, Arora, Aman, Hao, Cong
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
par: Abi-Karam, Stefan, et autres
Publié: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
par: Sarkar, Rishov, et autres
Publié: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
par: Sarkar, Rishov, et autres
Publié: (2024)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
par: Abi-Karam, Stefan, et autres
Publié: (2025)

INR-Arch: A Dataflow Architecture and Compiler for Arbitrary-Order Gradient Computations in Implicit Neural Representation Processing
par: Abi-Karam, Stefan, et autres
Publié: (2023)

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
par: Wanna, Andy, et autres
Publié: (2025)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
par: Ma, Siyuan, et autres
Publié: (2025)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
par: Lowe, Sean, et autres
Publié: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
par: Abi-Karam, Stefan, et autres
Publié: (2023)

CarbonSet: A Dataset to Analyze Trends and Benchmark the Sustainability of CPUs and GPUs
par: Hu, Jiajun, et autres
Publié: (2025)

Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions
par: Boutros, Andrew, et autres
Publié: (2024)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
par: Mhatre, Kaustubh, et autres
Publié: (2025)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
par: Patel, Vihaan, et autres
Publié: (2026)

CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems
par: Wu, Qihang, et autres
Publié: (2026)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
par: Sudarshan, Chetan Choppali, et autres
Publié: (2023)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
par: Pouget, Stéphane, et autres
Publié: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
par: Taka, Endri, et autres
Publié: (2024)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
par: Nguyen, Hoa, et autres
Publié: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
par: Taka, Endri, et autres
Publié: (2025)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
par: Sudarshan, Chetan Choppali, et autres
Publié: (2026)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
par: Li, Ruihao, et autres
Publié: (2026)

HLSPilot: LLM-based High-Level Synthesis
par: Xiong, Chenwei, et autres
Publié: (2024)

Dynamic Loop Fusion in High-Level Synthesis
par: Szafarczyk, Robert, et autres
Publié: (2025)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
par: Zou, Qingyun, et autres
Publié: (2025)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
par: Goswami, Kaustav, et autres
Publié: (2026)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
par: Wang, Cong, et autres
Publié: (2025)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
par: Liao, Yuchao, et autres
Publié: (2024)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
par: Metz, David, et autres
Publié: (2026)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
par: Sudarshan, Chetan Choppali, et autres
Publié: (2026)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
par: Sarkar, Amit
Publié: (2024)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
par: Peng, Zedong, et autres
Publié: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
par: Li, Runkai, et autres
Publié: (2025)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
par: Folmer, Hendrik, et autres
Publié: (2025)

Portable Targeted Sampling Framework Using LLVM
par: Qiu, Zhantong, et autres
Publié: (2025)

Potential and Limitation of High-Frequency Cores and Caches
par: Pai, Kunal, et autres
Publié: (2024)