Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design

Documenti analoghi

• BBS: Bi-directional Bit-level Sparsity for Deep Learning Acceleration
  di: Chen, Yuzong, et al.
  Pubblicazione: (2024)
• Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
  di: Chen, Chun-Ting, et al.
  Pubblicazione: (2025)
• MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
  di: Raj, Ritik, et al.
  Pubblicazione: (2025)
• HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
  di: Tsai, Pei-Huan, et al.
  Pubblicazione: (2026)
• HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
  di: Shijie, Liu, et al.
  Pubblicazione: (2026)