Image de couverture de livre

Digital ASIC Design with Ongoing LLMs: Strategies and Prospects

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Xiang, Maoyang, Goh, Emil, Teo, T. Hui
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Artificial Intelligence Computation and Language
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

From English to ASIC: Hardware Implementation with Large Language Model
par: Goh, Emil, et autres
Publié: (2024)

ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation
par: Allam, Ahmed, et autres
Publié: (2025)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
par: Chen, Jianqiu, et autres
Publié: (2025)

Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization
par: Vijayaraghavan, Prashanth, et autres
Publié: (2025)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
par: Chen, Hong Cai, et autres
Publié: (2024)

Evaluating LLMs for Hardware Design and Test
par: Blocklove, Jason, et autres
Publié: (2024)

BitDecoding: Unlocking Tensor Cores for Long-Context LLMs with Low-Bit KV Cache
par: Du, Dayou, et autres
Publié: (2025)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
par: Liu, Mingju, et autres
Publié: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
par: Hu, Jinhai, et autres
Publié: (2025)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
par: Chang, Kaiyan, et autres
Publié: (2024)

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge
par: Fu, Weimin, et autres
Publié: (2024)

HADES: Hardware Accelerated Decoding for Efficient Speculation in Large Language Models
par: Yang, Ze, et autres
Publié: (2024)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
par: Wu, Bing-Yue, et autres
Publié: (2024)

InCoder-32B-Thinking: Industrial Code World Model for Thinking
par: Yang, Jian, et autres
Publié: (2026)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
par: Sheth, Arnav, et autres
Publié: (2025)

LLM Inference Acceleration via Efficient Operation Fusion
par: Salmani, Mahsa, et autres
Publié: (2025)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
par: Wu, Yuheng, et autres
Publié: (2026)

FloorPlan-DeepSeek (FPDS): A multimodal approach to floorplan generation using vector-based next room prediction
par: Yin, Jun, et autres
Publié: (2025)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
par: Wu, Yutong, et autres
Publié: (2026)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
par: Dupuis, Nicolas, et autres
Publié: (2025)

Leveraging ASIC AI Chips for Homomorphic Encryption
par: Tong, Jianming, et autres
Publié: (2025)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
par: Patra, Aditya, et autres
Publié: (2024)

Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference
par: Chen, Hongzheng, et autres
Publié: (2023)

The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
par: Moravej, Reza, et autres
Publié: (2024)

A General-Purpose Device for Interaction with LLMs
par: Xu, Jiajun, et autres
Publié: (2024)

iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs
par: Li, Runkai, et autres
Publié: (2025)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
par: Abi-Karam, Stefan, et autres
Publié: (2025)

Towards Cognitive AI Systems: a Survey and Prospective on Neuro-Symbolic AI
par: Wan, Zishen, et autres
Publié: (2024)

Highly Optimized Kernels and Fine-Grained Codebooks for LLM Inference on Arm CPUs
par: Gope, Dibakar, et autres
Publié: (2024)

Enabling On-Device Medical AI Assistants via Input-Driven Saliency Adaptation
par: Kallakurik, Uttej, et autres
Publié: (2025)

SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
par: Wang, Hanrui, et autres
Publié: (2020)

Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language
par: Wang, Runzhi, et autres
Publié: (2025)

Chameleon: a Heterogeneous and Disaggregated Accelerator System for Retrieval-Augmented Language Models
par: Jiang, Wenqi, et autres
Publié: (2023)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
par: Blocklove, Jason, et autres
Publié: (2024)

ChipGPT: How far are we from natural language hardware design
par: Chang, Kaiyan, et autres
Publié: (2023)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
par: Zhao, Jiayu, et autres
Publié: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
par: Chen, Zhirong, et autres
Publié: (2025)

GPU Performance Portability needs Autotuning
par: Ringlein, Burkhard, et autres
Publié: (2025)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
par: Yin, Mengyuan, et autres
Publié: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
par: Zhong, Ruizhe, et autres
Publié: (2023)