Copertina

PCG: Mitigating Conflict-based Cache Side-channel Attacks with Prefetching

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Jiang, Fang, Tong, Fei, Wang, Hongyu, Cheng, Xiaoyu, Zhou, Zhe, Ling, Ming, Mao, Yuxing
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Cryptography and Security Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
di: Zhou, Zhe, et al.
Pubblicazione: (2025)

PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
di: Zhang, Xingzhi, et al.
Pubblicazione: (2025)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
di: Jiang, Ke, et al.
Pubblicazione: (2025)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
di: Wang, Quancheng, et al.
Pubblicazione: (2023)

RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
di: Ojha, Divya, et al.
Pubblicazione: (2024)

SMaCk: Efficient Instruction Cache Attacks via Self-Modifying Code Conflicts
di: Son, Seonghun, et al.
Pubblicazione: (2025)

Fast Selective Flushing to Mitigate Contention-based Cache Timing Attacks
di: Li, Tuo, et al.
Pubblicazione: (2022)

EXAM: Exploiting Exclusive System-Level Cache in Apple M-Series SoCs for Enhanced Cache Occupancy Attacks
di: Xu, Tianhong, et al.
Pubblicazione: (2025)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
di: Hu, Guangyuan, et al.
Pubblicazione: (2023)

Exploiting Inaccurate Branch History in Side-Channel Attacks
di: Zhu, Yuhui, et al.
Pubblicazione: (2025)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
di: Son, Seonghun, et al.
Pubblicazione: (2025)

Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
di: Siddens, Sean, et al.
Pubblicazione: (2026)

SEA Cache: A Performance-Efficient Countermeasure for Contention-based Attacks
di: Liu, Xiao, et al.
Pubblicazione: (2024)

The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
di: Galli, Davide, et al.
Pubblicazione: (2024)

WebGPU-SPY: Finding Fingerprints in the Sandbox through GPU Cache Attacks
di: Ferguson, Ethan, et al.
Pubblicazione: (2024)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
di: Bostancı, F. Nisa, et al.
Pubblicazione: (2025)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
di: Bostanci, F. Nisa, et al.
Pubblicazione: (2024)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
di: Narkthong, Nuntipat, et al.
Pubblicazione: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
di: Narkthong, Nuntipat, et al.
Pubblicazione: (2025)

THOR: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
di: Dizani, Farshad, et al.
Pubblicazione: (2025)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
di: Bhatla, Anubhav, et al.
Pubblicazione: (2026)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
di: Chakraborty, Anirban, et al.
Pubblicazione: (2023)

Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

Case Study: Horizontal Side-Channel Analysis Attack against Elliptic Curve Scalar Multiplication Accelerator under Laser Illumination
di: Petryk, Dmytro, et al.
Pubblicazione: (2026)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
di: Hassan, Muhammad, et al.
Pubblicazione: (2025)

CacheSquash: Making caches speculation-aware
di: ElAtali, Hossam, et al.
Pubblicazione: (2024)

Prime+Retouch: When Cache is Locked and Leaked
di: Lee, Jaehyuk, et al.
Pubblicazione: (2024)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
di: Farnaghinejad, Behnam, et al.
Pubblicazione: (2025)

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
di: Jiang, Zhe, et al.
Pubblicazione: (2025)

A Near-Cache Architectural Framework for Cryptographic Computing
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

PoSyn: Secure Power Side-Channel Aware Synthesis
di: Srivastava, Amisha, et al.
Pubblicazione: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
di: Li, Weihang, et al.
Pubblicazione: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
di: Pinto, Sandro, et al.
Pubblicazione: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
di: Zoni, Davide, et al.
Pubblicazione: (2024)

Targeted Wearout Attacks in Microprocessor Cores
di: Mashburn, Joshua, et al.
Pubblicazione: (2025)

LeapFrog: The Rowhammer Instruction Skip Attack
di: Adiletta, Andrew, et al.
Pubblicazione: (2024)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
di: Tong, Dong
Pubblicazione: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

Attacking AI Accelerators by Leveraging Arithmetic Properties of Addition
di: Heidary, Masoud, et al.
Pubblicazione: (2026)