Cover Image

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wang, Fangzhou, Wang, Qijing, Alrahis, Lilas, Fu, Bangqi, Jiang, Shui, Zhang, Xiaopeng, Sinanoglu, Ozgur, Ho, Tsung-Yi, Young, Evangeline F. Y., Knechtel, Johann
Format:	Preprint
Published:	2024
Subjects:	Cryptography and Security Hardware Architecture Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

Logic Encryption: This Time for Real
by: Karn, Rupesh Raj, et al.
Published: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

Always be Pre-Training: Representation Learning for Network Intrusion Detection with GNNs
by: Gu, Zhengyao, et al.
Published: (2024)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
by: Saha, Akashdeep, et al.
Published: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
by: Liu, Yuntao, et al.
Published: (2023)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
by: Sreekumar, Saideep, et al.
Published: (2026)

TrojanLoC: LLM-based Framework for RTL Trojan Localization
by: Xiao, Weihua, et al.
Published: (2025)

NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration
by: Wang, Zeng, et al.
Published: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
by: Fu, Weimin, et al.
Published: (2026)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
by: Wang, Zeng, et al.
Published: (2025)

HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
by: Wang, Zeng, et al.
Published: (2026)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
by: Bhandari, Jitendra, et al.
Published: (2024)

LLM4PQC - Accurate and Efficient Synthesis of PQC Cores by Feedback-Driven LLMs
by: Perera, Buddhi, et al.
Published: (2026)

Targeted Wearout Attacks in Microprocessor Cores
by: Mashburn, Joshua, et al.
Published: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
by: Roy, Prithwish Basu, et al.
Published: (2026)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
by: Shao, Minghao, et al.
Published: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
by: Fu, Weimin, et al.
Published: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
by: Mankali, Lakshmi Likhitha, et al.
Published: (2024)

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
by: Bhandari, Jitendra, et al.
Published: (2024)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
by: Roy, Prithwish Basu, et al.
Published: (2025)

Utilizing Layout Effects for Analog Logic Locking
by: Aljafar, Muayad J., et al.
Published: (2024)

GUIDE: GenAI Units In Digital Design Education
by: Xiao, Weihua, et al.
Published: (2026)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)

MaliGNNoma: GNN-Based Malicious Circuit Classifier for Secure Cloud FPGAs
by: Alrahis, Lilas, et al.
Published: (2024)

Synergistic Zirconium‐Based Metal‐Organic Framework/Reduced Graphene Oxide Nanocomposite as a High‐Efficiency Cathode Catalyst for Rechargeable Lithium‐Oxygen Batteries
by: Yongming Zhu, et al.
Published: (2025)

Trojan Playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection
by: Sarihi, Amin, et al.
Published: (2023)

TrojanWhisper: Evaluating Pre-trained LLMs to Detect and Localize Hardware Trojans
by: Faruque, Md Omar, et al.
Published: (2024)

TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning
by: Sarihi, Amin, et al.
Published: (2024)

TroVE: Inducing Verifiable and Efficient Toolboxes for Solving Programmatic Tasks
by: Wang, Zhiruo, et al.
Published: (2024)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
by: Xu, Kangwei, et al.
Published: (2025)

Hardware Trojans in Quantum Circuits, Their Impacts, and Defense
by: Roy, Rupshali, et al.
Published: (2024)

SecIC3: Customizing IC3 for Hardware Security Verification
by: Tan, Qinhan, et al.
Published: (2026)

Evasive Hardware Trojan through Adversarial Power Trace
by: Omidi, Behnam, et al.
Published: (2024)

Automated Hardware Trojan Insertion in Industrial-Scale Designs
by: Popryho, Yaroslav, et al.
Published: (2025)

An AI Architecture with the Capability to Classify and Explain Hardware Trojans
by: Whitten, Paul, et al.
Published: (2024)

The rIC3 Hardware Model Checker
by: Su, Yuheng, et al.
Published: (2025)

Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules
by: Palumbo, Alessandro, et al.
Published: (2025)

A Compute-Matched Re-Evaluation of TroVE on MATH
by: Sesterhenn, Tobias, et al.
Published: (2025)