Image de couverture de livre

Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Daly, Ross, Donovick, Caleb, Terrill, Caleb, Melchert, Jackson, Raina, Priyanka, Barrett, Clark, Hanrahan, Pat
Format:	Preprint
Publié:	2024
Sujets:	Logic in Computer Science Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
par: Sahoo, Siva Satyendra, et autres
Publié: (2025)

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)
par: Srinivasan, Pranav, et autres
Publié: (2026)

Certificate-Aware Property-Directed Reachability
par: Ferdowsi, Arman, et autres
Publié: (2026)

Generative Logic: A New Computer Architecture for Deterministic Reasoning and Knowledge Generation
par: Sergeev, Nikolai
Publié: (2025)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
par: Tian, Enyuan, et autres
Publié: (2025)

TIUP: Effective Processor Verification with Tautology-Induced Universal Properties
par: Li, Yufeng, et autres
Publié: (2024)

Design for Trust utilizing Rareness Reduction
par: Jayasena, Aruna, et autres
Publié: (2023)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
par: Litterick, Mark, et autres
Publié: (2024)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
par: Chattopadhyay, Anupam, et autres
Publié: (2025)

Towards Automated Verification of Logarithmic Arithmetic
par: Arnold, Mark G., et autres
Publié: (2024)

Four Formal Models of IEEE 1394 Link Layer
par: Garavel, Hubert, et autres
Publié: (2024)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
par: Mashnoor, Nowfel, et autres
Publié: (2026)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
par: Mohanty, Hansa, et autres
Publié: (2025)

Efficient Solving for Dynamic Data Structure Constraint Satisfaction Problem
par: Li, Nanbing, et autres
Publié: (2026)

Wavelet Based Frequency Detection Using FPGAs
par: Hill, Caleb, et autres
Publié: (2024)

Ternary Memristive Logic: Hardware for Reasoning Realized via Domain Algebra
par: Li, Chao
Publié: (2026)

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
par: Strauch, Tobias
Publié: (2025)

NL2GDS: LLM-aided interface for Open Source Chip Design
par: Eland, Max, et autres
Publié: (2026)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
par: Prabhu, Kartik, et autres
Publié: (2025)

Combining Power and Arithmetic Optimization via Datapath Rewriting
par: Coward, Samuel, et autres
Publié: (2024)

ROVER: RTL Optimization via Verified E-Graph Rewriting
par: Coward, Samuel, et autres
Publié: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)

Unconventional Universal Computation in Babbage's Analytical Engine
par: Rojas, Raul
Publié: (2024)

Algorithms for Improving the Automatically Synthesized Instruction Set of an Extensible Processor
par: Sovietov, Peter
Publié: (2024)

Efficient Implementation of RISC-V Vector Permutation Instructions
par: Titopoulos, Vasileios, et autres
Publié: (2025)

A Dense and Efficient Instruction Set Architecture Encoding
par: Maroun, Emad Jacob
Publié: (2025)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
par: Li, Wanqian, et autres
Publié: (2024)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
par: Oliveira, Geraldo F., et autres
Publié: (2024)

Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
par: Pavlov, Gorgi
Publié: (2026)

Instruction Scheduling in the Saturn Vector Unit
par: Zhao, Jerry, et autres
Publié: (2024)

LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
par: Papaphilippou, Philippos
Publié: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

ARISE: Automating RISC-V Instruction Set Extension
par: Hager-Clukas, Andreas, et autres
Publié: (2025)

CIS: Composable Instruction Set for Data Streaming Applications
par: Yang, Yu, et autres
Publié: (2024)

Online Learning Extreme Learning Machine with Low-Complexity Predictive Plasticity Rule and FPGA Implementation
par: Zang, Zhenya, et autres
Publié: (2025)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
par: Bagashvili, Teona, et autres
Publié: (2025)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
par: Li, Mengming, et autres
Publié: (2026)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
par: Zhang, Tong, et autres
Publié: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
par: Kim, Jeongeun, et autres
Publié: (2025)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
par: Wu, Yuheng, et autres
Publié: (2026)