LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Wang, Zeng, Alrahis, Lilas, Mankali, Likhitha, Knechtel, Johann, Sinanoglu, Ozgur
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866929340682338304
author Wang, Zeng
Alrahis, Lilas
Mankali, Likhitha
Knechtel, Johann
Sinanoglu, Ozgur
author_facet Wang, Zeng
Alrahis, Lilas
Mankali, Likhitha
Knechtel, Johann
Sinanoglu, Ozgur
contents Chip design is about to be revolutionized by the integration of large language, multimodal, and circuit models (collectively LxMs). While exploring this exciting frontier with tremendous potential, the community must also carefully consider the related security risks and the need for building trust into using LxMs for chip design. First, we review the recent surge of using LxMs for chip design in general. We cover state-of-the-art works for the automation of hardware description language code generation and for scripting and guidance of essential but cumbersome tasks for electronic design automation tools, e.g., design-space exploration, tuning, or designer training. Second, we raise and provide initial answers to novel research questions on critical issues for security and trustworthiness of LxM-powered chip design from both the attack and defense perspectives.
format Preprint
id arxiv_https___arxiv_org_abs_2405_07061
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
Wang, Zeng
Alrahis, Lilas
Mankali, Likhitha
Knechtel, Johann
Sinanoglu, Ozgur
Machine Learning
Hardware Architecture
Cryptography and Security
Chip design is about to be revolutionized by the integration of large language, multimodal, and circuit models (collectively LxMs). While exploring this exciting frontier with tremendous potential, the community must also carefully consider the related security risks and the need for building trust into using LxMs for chip design. First, we review the recent surge of using LxMs for chip design in general. We cover state-of-the-art works for the automation of hardware description language code generation and for scripting and guidance of essential but cumbersome tasks for electronic design automation tools, e.g., design-space exploration, tuning, or designer training. Second, we raise and provide initial answers to novel research questions on critical issues for security and trustworthiness of LxM-powered chip design from both the attack and defense perspectives.
title LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
topic Machine Learning
Hardware Architecture
Cryptography and Security
url https://arxiv.org/abs/2405.07061