Copertina

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Zeng, Alrahis, Lilas, Mankali, Likhitha, Knechtel, Johann, Sinanoglu, Ozgur
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Machine Learning Hardware Architecture Cryptography and Security
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Logic Encryption: This Time for Real
di: Karn, Rupesh Raj, et al.
Pubblicazione: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
di: Knechtel, Johann, et al.
Pubblicazione: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
di: Wang, Zeng, et al.
Pubblicazione: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
di: Wang, Fangzhou, et al.
Pubblicazione: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
di: Wang, Zeng, et al.
Pubblicazione: (2025)

Targeted Wearout Attacks in Microprocessor Cores
di: Mashburn, Joshua, et al.
Pubblicazione: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2026)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
di: Sreekumar, Saideep, et al.
Pubblicazione: (2026)

The Quest to Build Trust Earlier in Digital Design
di: Tan, Benjamin
Pubblicazione: (2024)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
di: Weerasena, Hansika, et al.
Pubblicazione: (2023)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
di: Wang, Zeng, et al.
Pubblicazione: (2025)

The Road to Trust: Building Enclaves within Confidential VMs
di: Wang, Wenhao, et al.
Pubblicazione: (2024)

Attack on a PUF-based Secure Binary Neural Network
di: Basak, Bijeet, et al.
Pubblicazione: (2025)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
di: Foudhaili, Wadid, et al.
Pubblicazione: (2026)

SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators
di: Afifi, Salma, et al.
Pubblicazione: (2024)

Tessera: Secure, Near-Line-Rate Weight Streaming for UMA Edge Accelerators
di: Naskar, Animan
Pubblicazione: (2026)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

FedBit: Accelerating Privacy-Preserving Federated Learning via Bit-Interleaved Packing and Cross-Layer Co-Design
di: Meng, Xiangchen, et al.
Pubblicazione: (2025)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
di: Eslami, Mohammad, et al.
Pubblicazione: (2024)

SecScale: A Scalable and Secure Trusted Execution Environment for Servers
di: Sunny, Ani, et al.
Pubblicazione: (2024)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
di: Yüksel, İsmail Emir, et al.
Pubblicazione: (2025)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
di: Sheikh, Ahmad T., et al.
Pubblicazione: (2024)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
di: Yağlıkçı, Abdullah Giray, et al.
Pubblicazione: (2024)

DL2Fence: Integrating Deep Learning and Frame Fusion for Enhanced Detection and Localization of Refined Denial-of-Service in Large-Scale NoCs
di: Wang, Haoyu, et al.
Pubblicazione: (2024)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
di: Tuğrul, Yahya Can, et al.
Pubblicazione: (2025)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
di: Puspa, Sefatun-Noor, et al.
Pubblicazione: (2025)

Security Properties for Open-Source Hardware Designs
di: Rogers, Jayden, et al.
Pubblicazione: (2024)

Securing DRAM at Scale: ARFM-Driven Row Hammer Defense with Unveiling the Threat of Short tRC Patterns
di: Joo, Nogeun, et al.
Pubblicazione: (2025)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
di: Yamamoto, Yuji, et al.
Pubblicazione: (2026)

Evasive Hardware Trojan through Adversarial Power Trace
di: Omidi, Behnam, et al.
Pubblicazione: (2024)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
di: Fu, Yonggan, et al.
Pubblicazione: (2021)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
di: Weerasena, Hansika, et al.
Pubblicazione: (2023)

μRL: Discovering Transient Execution Vulnerabilities Using Reinforcement Learning
di: Tol, M. Caner, et al.
Pubblicazione: (2025)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
di: Tyagi, Abhishek, et al.
Pubblicazione: (2022)

RowPress Vulnerability in Modern DRAM Chips
di: Luo, Haocong, et al.
Pubblicazione: (2024)

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures
di: Weerasena, Hansika, et al.
Pubblicazione: (2026)

SVAgent: AI Agent for Hardware Security Verification Assertion
di: Guo, Rui, et al.
Pubblicazione: (2025)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
di: Fu, Bo, et al.
Pubblicazione: (2025)