SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Prabhakar, Raghu, Sivaramakrishnan, Ram, Gandhi, Darshan, Du, Yun, Wang, Mingran, Song, Xiangyu, Zhang, Kejie, Gao, Tianren, Wang, Angela, Li, Karen, Sheng, Yongning, Brot, Joshua, Sokolov, Denis, Vivek, Apurv, Leung, Calvin, Sabnis, Arjun, Bai, Jiayu, Zhao, Tuowen, Gottscho, Mark, Jackson, David, Luttrell, Mark, Shah, Manish K., Chen, Edison, Liang, Kaizhao, Jain, Swayambhoo, Thakker, Urmish, Huang, Dawei, Jairath, Sumti, Brown, Kevin J., Olukotun, Kunle
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866909377434222592
author Prabhakar, Raghu
Sivaramakrishnan, Ram
Gandhi, Darshan
Du, Yun
Wang, Mingran
Song, Xiangyu
Zhang, Kejie
Gao, Tianren
Wang, Angela
Li, Karen
Sheng, Yongning
Brot, Joshua
Sokolov, Denis
Vivek, Apurv
Leung, Calvin
Sabnis, Arjun
Bai, Jiayu
Zhao, Tuowen
Gottscho, Mark
Jackson, David
Luttrell, Mark
Shah, Manish K.
Chen, Edison
Liang, Kaizhao
Jain, Swayambhoo
Thakker, Urmish
Huang, Dawei
Jairath, Sumti
Brown, Kevin J.
Olukotun, Kunle
author_facet Prabhakar, Raghu
Sivaramakrishnan, Ram
Gandhi, Darshan
Du, Yun
Wang, Mingran
Song, Xiangyu
Zhang, Kejie
Gao, Tianren
Wang, Angela
Li, Karen
Sheng, Yongning
Brot, Joshua
Sokolov, Denis
Vivek, Apurv
Leung, Calvin
Sabnis, Arjun
Bai, Jiayu
Zhao, Tuowen
Gottscho, Mark
Jackson, David
Luttrell, Mark
Shah, Manish K.
Chen, Edison
Liang, Kaizhao
Jain, Swayambhoo
Thakker, Urmish
Huang, Dawei
Jairath, Sumti
Brown, Kevin J.
Olukotun, Kunle
contents Monolithic large language models (LLMs) like GPT-4 have paved the way for modern generative AI applications. Training, serving, and maintaining monolithic LLMs at scale, however, remains prohibitively expensive and challenging. The disproportionate increase in compute-to-memory ratio of modern AI accelerators have created a memory wall, necessitating new methods to deploy AI. Composition of Experts (CoE) is an alternative modular approach that lowers the cost and complexity of training and serving. However, this approach presents two key challenges when using conventional hardware: (1) without fused operations, smaller models have lower operational intensity, which makes high utilization more challenging to achieve; and (2) hosting a large number of models can be either prohibitively expensive or slow when dynamically switching between them. In this paper, we describe how combining CoE, streaming dataflow, and a three-tier memory system scales the AI memory wall. We describe Samba-CoE, a CoE system with 150 experts and a trillion total parameters. We deploy Samba-CoE on the SambaNova SN40L Reconfigurable Dataflow Unit (RDU) - a commercial dataflow accelerator architecture that has been co-designed for enterprise inference and training applications. The chip introduces a new three-tier memory system with on-chip distributed SRAM, on-package HBM, and off-package DDR DRAM. A dedicated inter-RDU network enables scaling up and out over multiple sockets. We demonstrate speedups ranging from 2$\times$ to 13$\times$ on various benchmarks running on eight RDU sockets compared with an unfused baseline. We show that for CoE inference deployments, the 8-socket RDU Node reduces machine footprint by up to 19$\times$, speeds up model switching time by 15$\times$ to 31$\times$, and achieves an overall speedup of 3.7$\times$ over a DGX H100 and 6.6$\times$ over a DGX A100.
format Preprint
id arxiv_https___arxiv_org_abs_2405_07518
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
Prabhakar, Raghu
Sivaramakrishnan, Ram
Gandhi, Darshan
Du, Yun
Wang, Mingran
Song, Xiangyu
Zhang, Kejie
Gao, Tianren
Wang, Angela
Li, Karen
Sheng, Yongning
Brot, Joshua
Sokolov, Denis
Vivek, Apurv
Leung, Calvin
Sabnis, Arjun
Bai, Jiayu
Zhao, Tuowen
Gottscho, Mark
Jackson, David
Luttrell, Mark
Shah, Manish K.
Chen, Edison
Liang, Kaizhao
Jain, Swayambhoo
Thakker, Urmish
Huang, Dawei
Jairath, Sumti
Brown, Kevin J.
Olukotun, Kunle
Hardware Architecture
Artificial Intelligence
C.1.3; C.0
Monolithic large language models (LLMs) like GPT-4 have paved the way for modern generative AI applications. Training, serving, and maintaining monolithic LLMs at scale, however, remains prohibitively expensive and challenging. The disproportionate increase in compute-to-memory ratio of modern AI accelerators have created a memory wall, necessitating new methods to deploy AI. Composition of Experts (CoE) is an alternative modular approach that lowers the cost and complexity of training and serving. However, this approach presents two key challenges when using conventional hardware: (1) without fused operations, smaller models have lower operational intensity, which makes high utilization more challenging to achieve; and (2) hosting a large number of models can be either prohibitively expensive or slow when dynamically switching between them. In this paper, we describe how combining CoE, streaming dataflow, and a three-tier memory system scales the AI memory wall. We describe Samba-CoE, a CoE system with 150 experts and a trillion total parameters. We deploy Samba-CoE on the SambaNova SN40L Reconfigurable Dataflow Unit (RDU) - a commercial dataflow accelerator architecture that has been co-designed for enterprise inference and training applications. The chip introduces a new three-tier memory system with on-chip distributed SRAM, on-package HBM, and off-package DDR DRAM. A dedicated inter-RDU network enables scaling up and out over multiple sockets. We demonstrate speedups ranging from 2$\times$ to 13$\times$ on various benchmarks running on eight RDU sockets compared with an unfused baseline. We show that for CoE inference deployments, the 8-socket RDU Node reduces machine footprint by up to 19$\times$, speeds up model switching time by 15$\times$ to 31$\times$, and achieves an overall speedup of 3.7$\times$ over a DGX H100 and 6.6$\times$ over a DGX A100.
title SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
topic Hardware Architecture
Artificial Intelligence
C.1.3; C.0
url https://arxiv.org/abs/2405.07518