CMOS-compatible Strain Engineering for High-Performance Monolayer Semiconductor Transistors

Documenti analoghi

• High-field Breakdown and Thermal Characterization of Indium Tin Oxide Transistors
  di: Su, Haotian, et al.
  Pubblicazione: (2025)
• Biaxial Tensile Strain Enhances Electron Mobility of Monolayer Transition Metal Dichalcogenides
  di: Yang, Jerry A., et al.
  Pubblicazione: (2023)
• Scaling High-Performance Nanoribbon Transistors with Monolayer Transition Metal Dichalcogenides
  di: Peña, Tara, et al.
  Pubblicazione: (2025)
• Gate Dielectric Engineering with an Ultrathin Silicon-oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories
  di: Athena, Fabia F., et al.
  Pubblicazione: (2025)
• Ab Initio Device-Driven Screening of Sub-1-nm Thickness Oxide Semiconductors for Future CMOS Technology Nodes
  di: Xu, Linqiang, et al.
  Pubblicazione: (2024)