Image de couverture de livre

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Pouget, Stéphane, Pouchet, Louis-Noël, Cong, Jason
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

A Unified Framework for Automated Code Transformation and Pragma Insertion
par: Pouget, Stéphane, et autres
Publié: (2024)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
par: Sarkar, Rishov, et autres
Publié: (2025)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
par: Abi-Karam, Stefan, et autres
Publié: (2025)

Learning to Compare Hardware Designs for High-Level Synthesis
par: Bai, Yunsheng, et autres
Publié: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
par: Basalama, Suhail, et autres
Publié: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
par: Tanaka, Izumi, et autres
Publié: (2026)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
par: Swaroopa, Sneha, et autres
Publié: (2024)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
par: Qin, Zongyue, et autres
Publié: (2024)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
par: Sarkar, Rishov, et autres
Publié: (2024)

HLSPilot: LLM-based High-Level Synthesis
par: Xiong, Chenwei, et autres
Publié: (2024)

Dynamic Loop Fusion in High-Level Synthesis
par: Szafarczyk, Robert, et autres
Publié: (2025)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
par: Abi-Karam, Stefan, et autres
Publié: (2025)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
par: Zou, Qingyun, et autres
Publié: (2025)

Linear Complexity Fermionic Simulation on Quantum Devices with Hardware Connectivity Constraints
par: Gao, Xiangyu, et autres
Publié: (2026)

DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
par: Cao, Yingqi, et autres
Publié: (2024)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
par: Yang, Kaiyuan, et autres
Publié: (2025)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
par: Li, Weikai, et autres
Publié: (2024)

ATLAAS: Automatic Tensor-Level Abstraction of Accelerator Semantics
par: Gao, Ruijie, et autres
Publié: (2026)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
par: Liao, Yuchao, et autres
Publié: (2024)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
par: Metz, David, et autres
Publié: (2026)

Improving Instruction Fetch Efficiency via High-Level Program Map Traversal
par: Murthy, Shyam, et autres
Publié: (2024)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
par: Popovici, Doru Thom, et autres
Publié: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
par: Li, Runkai, et autres
Publié: (2025)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
par: Folmer, Hendrik, et autres
Publié: (2025)

Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
par: Pu, Huanzhi, et autres
Publié: (2025)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
par: Shijie, Liu, et autres
Publié: (2026)

HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
par: Abi-Karam, Stefan, et autres
Publié: (2024)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)

H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention
par: Alexandridis, Kosmas, et autres
Publié: (2025)

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
par: Metz, David, et autres
Publié: (2024)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
par: Wang, Cong, et autres
Publié: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
par: Li, Cong, et autres
Publié: (2026)

BinSparX: Sparsified Binary Neural Networks for Reduced Hardware Non-Idealities in Xbar Arrays
par: Malhotra, Akul, et autres
Publié: (2024)

Running Conventional Automatic Speech Recognition on Memristor Hardware: A Simulated Approach
par: Rossenbach, Nick, et autres
Publié: (2025)

Sustainable Hardware Specialization
par: Dangi, Pranav, et autres
Publié: (2024)

Demystifying FPGA Hard NoC Performance
par: Liu, Sihao, et autres
Publié: (2025)

Are LLMs Any Good for High-Level Synthesis?
par: Liao, Yuchao, et autres
Publié: (2024)

Deep Inverse Design for High-Level Synthesis
par: Chang, Ping, et autres
Publié: (2024)