Saved in:
| Main Authors: | Madabhushi, Bharadwaj, Kundu, Sandip, Holcomb, Daniel |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2405.13927 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Resurrection Attack: Defeating Xilinx MPU's Memory Protection
by: Madabhushi, Bharadwaj, et al.
Published: (2024)
by: Madabhushi, Bharadwaj, et al.
Published: (2024)
Security Risks Due to Data Persistence in Cloud FPGA Platforms
by: Zhang, Zhehang, et al.
Published: (2024)
by: Zhang, Zhehang, et al.
Published: (2024)
The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
by: Galli, Davide, et al.
Published: (2024)
by: Galli, Davide, et al.
Published: (2024)
Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
by: Bostanci, F. Nisa, et al.
Published: (2024)
by: Bostanci, F. Nisa, et al.
Published: (2024)
Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
by: Raj, Kshitij, et al.
Published: (2025)
by: Raj, Kshitij, et al.
Published: (2025)
Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
by: Bosworth, Grant, et al.
Published: (2025)
by: Bosworth, Grant, et al.
Published: (2025)
IVE: An Accelerator for Single-Server Private Information Retrieval Using Versatile Processing Elements
by: Kim, Sangpyo, et al.
Published: (2025)
by: Kim, Sangpyo, et al.
Published: (2025)
Empowering Malware Detection Efficiency within Processing-in-Memory Architecture
by: Kasarapu, Sreenitha, et al.
Published: (2024)
by: Kasarapu, Sreenitha, et al.
Published: (2024)
Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
by: Reimann, Lennart M., et al.
Published: (2024)
by: Reimann, Lennart M., et al.
Published: (2024)
SMaCk: Efficient Instruction Cache Attacks via Self-Modifying Code Conflicts
by: Son, Seonghun, et al.
Published: (2025)
by: Son, Seonghun, et al.
Published: (2025)
GPIR: Enabling Practical Private Information Retrieval with GPUs
by: Ji, Hyesung, et al.
Published: (2026)
by: Ji, Hyesung, et al.
Published: (2026)
Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
by: Geng, Haoran, et al.
Published: (2024)
by: Geng, Haoran, et al.
Published: (2024)
Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
by: Siddens, Sean, et al.
Published: (2026)
by: Siddens, Sean, et al.
Published: (2026)
Targeted Wearout Attacks in Microprocessor Cores
by: Mashburn, Joshua, et al.
Published: (2025)
by: Mashburn, Joshua, et al.
Published: (2025)
LeapFrog: The Rowhammer Instruction Skip Attack
by: Adiletta, Andrew, et al.
Published: (2024)
by: Adiletta, Andrew, et al.
Published: (2024)
Attacking AI Accelerators by Leveraging Arithmetic Properties of Addition
by: Heidary, Masoud, et al.
Published: (2026)
by: Heidary, Masoud, et al.
Published: (2026)
Modern Hardware Security: A Review of Attacks and Countermeasures
by: Mishra, Jyotiprakash, et al.
Published: (2025)
by: Mishra, Jyotiprakash, et al.
Published: (2025)
Exploiting Inaccurate Branch History in Side-Channel Attacks
by: Zhu, Yuhui, et al.
Published: (2025)
by: Zhu, Yuhui, et al.
Published: (2025)
Oreo: Protecting ASLR Against Microarchitectural Attacks (Extended Version)
by: Song, Shixin, et al.
Published: (2024)
by: Song, Shixin, et al.
Published: (2024)
BETA: Automated Black-box Exploration for Timing Attacks in Processors
by: Chen, Congcong, et al.
Published: (2024)
by: Chen, Congcong, et al.
Published: (2024)
Random and Safe Cache Architecture to Defeat Cache Timing Attacks
by: Hu, Guangyuan, et al.
Published: (2023)
by: Hu, Guangyuan, et al.
Published: (2023)
OpenGL GPU-Based Rowhammer Attack (Work in Progress)
by: Plin, Antoine, et al.
Published: (2025)
by: Plin, Antoine, et al.
Published: (2025)
PCG: Mitigating Conflict-based Cache Side-channel Attacks with Prefetching
by: Jiang, Fang, et al.
Published: (2024)
by: Jiang, Fang, et al.
Published: (2024)
FAULT+PROBE: A Generic Rowhammer-based Bit Recovery Attack
by: Derya, Kemal, et al.
Published: (2024)
by: Derya, Kemal, et al.
Published: (2024)
Laser Fault Injection Attacks against Radiation Tolerant TMR Registers
by: Petryk, Dmytro, et al.
Published: (2024)
by: Petryk, Dmytro, et al.
Published: (2024)
SEA Cache: A Performance-Efficient Countermeasure for Contention-based Attacks
by: Liu, Xiao, et al.
Published: (2024)
by: Liu, Xiao, et al.
Published: (2024)
Fast Selective Flushing to Mitigate Contention-based Cache Timing Attacks
by: Li, Tuo, et al.
Published: (2022)
by: Li, Tuo, et al.
Published: (2022)
RogueRFM: Attacking Refresh Management for Covert-Channel and Denial-of-Service
by: Taneja, Hritvik, et al.
Published: (2025)
by: Taneja, Hritvik, et al.
Published: (2025)
PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
by: Zhang, Xingzhi, et al.
Published: (2025)
by: Zhang, Xingzhi, et al.
Published: (2025)
DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)
by: Nam, Hwayong, et al.
Published: (2024)
DASICS White Paper: Enhancing Memory Protection with Dynamic Compartmentalization
by: Jin, Yue, et al.
Published: (2023)
by: Jin, Yue, et al.
Published: (2023)
Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
by: Amael, Joshua Tito, et al.
Published: (2024)
by: Amael, Joshua Tito, et al.
Published: (2024)
WebGPU-SPY: Finding Fingerprints in the Sandbox through GPU Cache Attacks
by: Ferguson, Ethan, et al.
Published: (2024)
by: Ferguson, Ethan, et al.
Published: (2024)
CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
by: Jiang, Ke, et al.
Published: (2025)
by: Jiang, Ke, et al.
Published: (2025)
Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
by: Dong, Juechu, et al.
Published: (2024)
by: Dong, Juechu, et al.
Published: (2024)
Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
by: Tong, Dong
Published: (2025)
by: Tong, Dong
Published: (2025)
Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
by: Choi, Wonseok, et al.
Published: (2025)
by: Choi, Wonseok, et al.
Published: (2025)
Reliability Analysis of Fully Homomorphic Encryption Systems Under Memory Faults
by: Rajagede, Rian Adam, et al.
Published: (2025)
by: Rajagede, Rian Adam, et al.
Published: (2025)
RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
by: Ojha, Divya, et al.
Published: (2024)
by: Ojha, Divya, et al.
Published: (2024)
RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
by: Mankali, Lakshmi Likhitha, et al.
Published: (2024)
by: Mankali, Lakshmi Likhitha, et al.
Published: (2024)
Similar Items
-
Resurrection Attack: Defeating Xilinx MPU's Memory Protection
by: Madabhushi, Bharadwaj, et al.
Published: (2024) -
Security Risks Due to Data Persistence in Cloud FPGA Platforms
by: Zhang, Zhehang, et al.
Published: (2024) -
The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
by: Galli, Davide, et al.
Published: (2024) -
Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
by: Bostanci, F. Nisa, et al.
Published: (2024) -
Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
by: Raj, Kshitij, et al.
Published: (2025)