FPsPIN: An FPGA-based Open-Hardware Research Platform for Processing in the Network
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866910459920121856 |
|---|---|
| author | Schneider, Timo Xu, Pengcheng Hoefler, Torsten |
| author_facet | Schneider, Timo Xu, Pengcheng Hoefler, Torsten |
| contents | In the era of post-Moore computing, network offload emerges as a solution to two challenges: the imperative for low-latency communication and the push towards hardware specialisation. Various methods have been employed to offload protocol- and data-processing onto network interface cards (NICs), from firmware modification to running full Linux on NICs for application execution. The sPIN project enables users to define handlers executed upon packet arrival. While simulations show sPIN's potential across diverse workloads, a full-system evaluation is lacking. This work presents FPsPIN, a full FPGA-based implementation of sPIN. FPsPIN is showcased through offloaded MPI datatype processing, achieving a 96% overlap ratio. FPsPIN provides an adaptable open-source research platform for researchers to conduct end-to-end experiments on smart NICs. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2405_16378 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | FPsPIN: An FPGA-based Open-Hardware Research Platform for Processing in the Network Schneider, Timo Xu, Pengcheng Hoefler, Torsten Networking and Internet Architecture Distributed, Parallel, and Cluster Computing Performance In the era of post-Moore computing, network offload emerges as a solution to two challenges: the imperative for low-latency communication and the push towards hardware specialisation. Various methods have been employed to offload protocol- and data-processing onto network interface cards (NICs), from firmware modification to running full Linux on NICs for application execution. The sPIN project enables users to define handlers executed upon packet arrival. While simulations show sPIN's potential across diverse workloads, a full-system evaluation is lacking. This work presents FPsPIN, a full FPGA-based implementation of sPIN. FPsPIN is showcased through offloaded MPI datatype processing, achieving a 96% overlap ratio. FPsPIN provides an adaptable open-source research platform for researchers to conduct end-to-end experiments on smart NICs. |
| title | FPsPIN: An FPGA-based Open-Hardware Research Platform for Processing in the Network |
| topic | Networking and Internet Architecture Distributed, Parallel, and Cluster Computing Performance |
| url | https://arxiv.org/abs/2405.16378 |