Copertina

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Allam, Ahmed, Shalan, Mohamed
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
di: Deng, Chenhui, et al.
Pubblicazione: (2026)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

DeepRTL2: A Versatile Model for RTL-Related Tasks
di: Liu, Yi, et al.
Pubblicazione: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
di: Liu, Shang, et al.
Pubblicazione: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
di: Chen, Lu, et al.
Pubblicazione: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning
di: Liu, Yi, et al.
Pubblicazione: (2025)

ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation
di: Allam, Ahmed, et al.
Pubblicazione: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
di: Zhang, Jiazheng, et al.
Pubblicazione: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
di: Fang, Wenji, et al.
Pubblicazione: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
di: Krupp, Lukas, et al.
Pubblicazione: (2025)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
di: Liu, Yi, et al.
Pubblicazione: (2025)

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
di: Wang, Yiting, et al.
Pubblicazione: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
di: Cui, Fan, et al.
Pubblicazione: (2024)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

A Synthesizable RTL Implementation of Predictive Coding Networks
di: Oh, Timothy
Pubblicazione: (2026)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
di: Calzada, Paul E., et al.
Pubblicazione: (2025)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
di: Shi, Zhengyuan, et al.
Pubblicazione: (2026)

Assessing Large Language Models in Generating RTL Design Specifications
di: Huang, Hung-Ming, et al.
Pubblicazione: (2025)

Automated Multi-Agent Workflows for RTL Design
di: Bhattaram, Amulya, et al.
Pubblicazione: (2025)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

AIvril: AI-Driven RTL Generation With Verification In-The-Loop
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
di: Purini, Suresh, et al.
Pubblicazione: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
di: Zoni, Davide, et al.
Pubblicazione: (2025)