Cover Image

Multi-qubit Lattice Surgery Scheduling

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Silva, Allyson, Zhang, Xiangyi, Webb, Zak, Kramer, Mia, Yang, Chan Woo, Liu, Xiao, Lemieux, Jessica, Chen, Ka-Wai, Scherer, Artur, Ronagh, Pooya
Format:	Preprint
Published:	2024
Subjects:	Quantum Physics Hardware Architecture Optimization and Control
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Optimizing Multi-level Magic State Factories for Fault-Tolerant Quantum Architectures
by: Silva, Allyson, et al.
Published: (2024)

Parallel Tempering-Inspired Distributed Binary Optimization with In-Memory Computing
by: Zhang, Xiangyi, et al.
Published: (2024)

Hardware-Compatible Single-Shot Feasible-Space Heuristics for Solving the Quadratic Assignment Problem
by: Im, Haesol, et al.
Published: (2025)

Accelerating Hybrid XOR$-$CNF Boolean Satisfiability Problems Natively with In-Memory Computing
by: Im, Haesol, et al.
Published: (2025)

Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
by: Wu, Ka Wai
Published: (2024)

Floorplanning with I/O assignment via feasibility-seeking and superiorization methods
by: Yu, Shan, et al.
Published: (2024)

GPU-Accelerated Optimization Solver for Unit Commitment in Large-Scale Power Grids
by: Sharadga, Hussein, et al.
Published: (2025)

In-memory Training on Analog Devices with Limited Conductance States via Multi-tile Residual Learning
by: Li, Jindan, et al.
Published: (2025)

Dynamic Symmetric Point Tracking: Tackling Non-ideal Reference in Analog In-memory Training
by: Xiao, Quan, et al.
Published: (2026)

Analog In-memory Training on General Non-ideal Resistive Elements: The Impact of Response Functions
by: Wu, Zhaoxian, et al.
Published: (2025)

Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
by: Mouny, Pierre-Antoine, et al.
Published: (2025)

On the Convergence Theory of Pipeline Gradient-based Analog In-memory Training
by: Wu, Zhaoxian, et al.
Published: (2024)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
by: Colleman, Steven, et al.
Published: (2024)

IMMSched: Interruptible Multi-DNN Scheduling via Parallel Multi-Particle Optimizing Subgraph Isomorphism
by: Zhao, Boran, et al.
Published: (2026)

Towards Exact Gradient-based Training on Analog In-memory Computing
by: Wu, Zhaoxian, et al.
Published: (2024)

Physics-Constrained Adaptive Neural Networks Enable Real-Time Semiconductor Manufacturing Optimization with Minimal Training Data
by: Guerrero, Rubén Darío
Published: (2025)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
by: Kanani, Alish, et al.
Published: (2025)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
by: Antunes, Pedro, et al.
Published: (2026)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024)

Instruction Scheduling in the Saturn Vector Unit
by: Zhao, Jerry, et al.
Published: (2024)

SATA: Sparsity-Aware Scheduling for Selective Token Attention
by: Fan, Zhenkun, et al.
Published: (2026)

Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores
by: Wasala, Sudam M., et al.
Published: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
by: Tirelli, Cristian, et al.
Published: (2024)

Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization
by: ouyang, Yikang, et al.
Published: (2026)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
by: Jia, Shuao, et al.
Published: (2025)

High-Performance and Scalable Fault-Tolerant Quantum Computation with Lattice Surgery on a 2.5D Architecture
by: Ueno, Yosuke, et al.
Published: (2024)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
by: Cai, Jingwei, et al.
Published: (2025)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
by: Qian, Xingyue, et al.
Published: (2024)

SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures
by: Tirelli, Cristian, et al.
Published: (2025)

VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
by: Lin, Zi-Wei, et al.
Published: (2026)

DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
by: Wang, Jiayi, et al.
Published: (2026)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
by: Tang, Jiaping, et al.
Published: (2025)

Rethinking Compute Substrates for 3D-Stacked Near-Memory LLM Decoding: Microarchitecture-Scheduling Co-Design
by: Ai, Chenyang, et al.
Published: (2026)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
by: Kim, Jae-Young, et al.
Published: (2025)

Bancroft: Genomics Acceleration Beyond On-Device Memory
by: Lim, Se-Min, et al.
Published: (2025)

Predictive Software Scheduling as an Early-Warning Hint Layer for Optical Engine Thermal Drift in Heterogeneous SoIC Packaging
by: Chung, Chi Fei
Published: (2026)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
by: Wang, Chuanning, et al.
Published: (2024)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
by: Wang, Chuanning, et al.
Published: (2024)

Disaggregated Architectures and the Redesign of Data Center Ecosystems: Scheduling, Pooling, and Infrastructure Trade-offs
by: Guo, Chao, et al.
Published: (2025)

WaSP: Warp Scheduling to Mimic Prefetching in Graphics Workloads
by: Joseph, Diya, et al.
Published: (2024)