Image de couverture de livre

xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Rutishauser, Georg, Mihali, Joan, Scherer, Moritz, Benini, Luca
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2026)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
par: Scheffler, Paul, et autres
Publié: (2024)

Deeploy: Enabling Energy-Efficient Deployment of Small Language Models On Heterogeneous Microcontrollers
par: Scherer, Moritz, et autres
Publié: (2024)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
par: Perotti, Matteo, et autres
Publié: (2024)

ITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers
par: İslamoğlu, Gamze, et autres
Publié: (2023)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
par: Koenig, Cyril, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
par: Perotti, Matteo, et autres
Publié: (2023)

An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
par: Sekonji, Mohammad Javad, et autres
Publié: (2026)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
par: Benz, Thomas, et autres
Publié: (2025)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
par: Perotti, Matteo, et autres
Publié: (2024)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
par: Prasad, Arpan Suravi, et autres
Publié: (2023)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
par: Wipfli, Max, et autres
Publié: (2026)

VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers
par: Wang, Run, et autres
Publié: (2025)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
par: Zelioli, Enrico, et autres
Publié: (2024)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
par: Purayil, Navaneeth Kunhi, et autres
Publié: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
par: Perotti, Matteo, et autres
Publié: (2022)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
par: Fu, Zexin, et autres
Publié: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
par: Valente, Luca, et autres
Publié: (2022)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

PolyThrottle: Energy-efficient Neural Network Inference on Edge Devices
par: Yan, Minghao, et autres
Publié: (2023)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
par: Rogenmoser, Michael, et autres
Publié: (2024)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
par: İslamoğlu, Gamze, et autres
Publié: (2025)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
par: Jung, Victor J. B., et autres
Publié: (2025)

TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs
par: Qiao, Ye, et autres
Publié: (2025)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
par: Ottaviano, Alessandro, et autres
Publié: (2024)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
par: Ribeiro, Marcelo, et autres
Publié: (2025)

Bespoke Co-processor for Energy-Efficient Health Monitoring on RISC-V-based Flexible Wearables
par: Vergos, Theofanis, et autres
Publié: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
par: Colagrande, Luca, et autres
Publié: (2025)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
par: Cammarata, Danilo, et autres
Publié: (2025)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
par: Vanoni, Axel, et autres
Publié: (2026)

Runtime Energy Monitoring for RISC-V Soft-Cores
par: Scionti, Alberto, et autres
Publié: (2025)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
par: Reinwardt, Christopher, et autres
Publié: (2025)