Image de couverture de livre

An Automated Validation Framework for Power Management and Data Retention Logic Kits of Standard Cell Library

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Kamath, Akshay Karkal, Kumar, Bharath, Aggarwal, Sunil, Parameswaran, Subramanian, Lonkar, Parag, Prasanna, Debi, Sreenath, Somasunder
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

CellE: Automated Standard Cell Library Extension via Equality Saturation
par: Ren, Yi, et autres
Publié: (2026)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
par: Zhang, Qijun, et autres
Publié: (2025)

FAST-Prefill: FPGA Accelerated Sparse Attention for Long Context LLM Prefill
par: Jayanth, Rakshith, et autres
Publié: (2026)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
par: Chowdhury, Md Rownak Hossain, et autres
Publié: (2026)

Fast Selective Flushing to Mitigate Contention-based Cache Timing Attacks
par: Li, Tuo, et autres
Publié: (2022)

An Extended Study of Gear-Ratio-Aware Standard Cell Layout Generation for DTCO Exploration
par: Cheng, Chung-Kuan, et autres
Publié: (2026)

Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
par: Arockiaraj, Jebacyril, et autres
Publié: (2025)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
par: Reimann, Lennart M., et autres
Publié: (2025)

A System Development Kit for Big Data Applications on FPGA-based Clusters: The EVEREST Approach
par: Pilato, Christian, et autres
Publié: (2024)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
par: Galimberti, Andrea, et autres
Publié: (2024)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
par: Parthasarathy, Rishab, et autres
Publié: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
par: Harlikar, Pracheta, et autres
Publié: (2025)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
par: Wickramasinghe, Sachini, et autres
Publié: (2026)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
par: Kim, Jae-Young, et autres
Publié: (2025)

Conditional Flood Fill Method in Logic Synthesis
par: Yang, Shitian, et autres
Publié: (2023)

Functionality Locality, Mixture & Control = Logic = Memory
par: Peng, Xiangjun
Publié: (2024)

On the Influence of the Laser Illumination on the Logic Cells Current Consumption
par: Petryk, Dmytro, et autres
Publié: (2024)

Efficient CMOS Invertible Logic Using Stochastic Computing
par: Smithson, Sean C., et autres
Publié: (2026)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
par: Wang, Xiaoke, et autres
Publié: (2026)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
par: Li, Chengxi, et autres
Publié: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
par: Böttcher, Andreas, et autres
Publié: (2024)

ML-based AIG Timing Prediction to Enhance Logic Optimization
par: Jiang, Wenjing, et autres
Publié: (2024)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
par: Pai, Kunal, et autres
Publié: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
par: Chen, Chen, et autres
Publié: (2025)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

Automated SVA Generation with LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

TerEffic: Highly Efficient Ternary LLM Inference on FPGA
par: Yin, Chenyang, et autres
Publié: (2025)

Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture
par: Aflalo, Noa, et autres
Publié: (2024)

Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
par: Balasubramanian, Padmanabhan, et autres
Publié: (2024)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
par: Wang, Songqi, et autres
Publié: (2025)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
par: Mohammad, Sakib, et autres
Publié: (2024)

Assessing the Performance of Stateful Logic in 1-Selector-1-RRAM Crossbar Arrays
par: Tyagi, Arjun, et autres
Publié: (2024)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
par: Ho, Chia-Tung, et autres
Publié: (2024)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
par: Kabir, MD Arafat, et autres
Publié: (2024)

Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic
par: Gerlinghoff, Daniel, et autres
Publié: (2024)

RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
par: Fu, Zizhuo, et autres
Publié: (2026)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
par: Li, Changhong, et autres
Publié: (2025)

Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer
par: Hu, Xiangfei, et autres
Publié: (2024)

Déjà Vu Packing: Optimizing FPGA Logic Clustering Runtime via Pattern Memoization
par: Liebster, Milo, et autres
Publié: (2026)