Image de couverture de livre

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Lefebvre, Martin, Bol, David
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture B.7.0
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
par: Lefebvre, Martin, et autres
Publié: (2024)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
par: Lefebvre, Martin, et autres
Publié: (2023)

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection
par: Lefebvre, Martin, et autres
Publié: (2024)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
par: Kneip, Adrian, et autres
Publié: (2024)

A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI
par: Bauer, Heiner, et autres
Publié: (2023)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
par: Sbrana, Christian, et autres
Publié: (2024)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
par: Torrens, Gabriel, et autres
Publié: (2024)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
par: Gonski, Julia, et autres
Publié: (2024)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
par: Narla, Siri, et autres
Publié: (2025)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
par: Yang, Junyi, et autres
Publié: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
par: Nair, Harideep, et autres
Publié: (2024)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
par: Wainstein, Nicolás, et autres
Publié: (2025)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
par: Sauter, Philippe, et autres
Publié: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
par: Uhlich, Stefan, et autres
Publié: (2025)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
par: Mattar, Jeries, et autres
Publié: (2025)

Efficient CMOS Invertible Logic Using Stochastic Computing
par: Smithson, Sean C., et autres
Publié: (2026)

A 64-Spin All-to-All CMOS Ising Machine with Landscape Perturbation Achieving 2.28 nJ/Edge-Bit Energy-to-Solution
par: Salim, Ahmet Yusuf, et autres
Publié: (2026)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
par: Biswas, Rudra, et autres
Publié: (2025)

2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
par: Kuriakose, Neethu, et autres
Publié: (2025)

A Multi-Stage Potts Machine based on Coupled CMOS Ring Oscillators
par: Gonul, Yilmaz Ege, et autres
Publié: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
par: Alorda, Bartomeu, et autres
Publié: (2024)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
par: Agosta, Giovanni, et autres
Publié: (2025)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
par: Rizzo, Tommaso, et autres
Publié: (2024)

A Jammer-Resilient 2.87 mm$^2$ 1.28 MS/s 310 mW Multi-Antenna Synchronization ASIC in 65 nm
par: Arquint, Flurin, et autres
Publié: (2025)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
par: Malagon, Daniel, et autres
Publié: (2024)

A 0.5V, 6.2$μ$W, 0.059mm$^{2}$ Sinusoidal Current Generator IC with 0.088% THD for Bio-Impedance Sensing
par: Kim, Kwantae, et autres
Publié: (2024)

Enhanced LPDDR4X PHY in 12 nm FinFET
par: Feldmann, Johannes, et autres
Publié: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
par: Hsiao, Yao, et autres
Publié: (2024)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
par: Van Brandt, Léopold, et autres
Publié: (2025)

T-REX: A 68-567 μs/token, 0.41-3.95 μJ/token Transformer Accelerator with Reduced External Memory Access and Enhanced Hardware Utilization in 16nm FinFET
par: Moon, Seunghyun, et autres
Publié: (2025)

An O(m+n)-Space Spatiotemporal Denoising Filter with Cache-Like Memories for Dynamic Vision Sensors
par: Zhao, Qinghang, et autres
Publié: (2024)

Benchmarking Ultra-Low-Power $μ$NPUs
par: Millar, Josh, et autres
Publié: (2025)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
par: Gonul, Yilmaz Ege, et autres
Publié: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
par: Jhonsa, Jinesh, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
par: Emami, Mahyar, et autres
Publié: (2023)

Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
par: Mouny, Pierre-Antoine, et autres
Publié: (2025)

Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
par: Tiwari, Paras, et autres
Publié: (2026)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
par: Prasad, Arpan Suravi, et autres
Publié: (2023)