LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
Fuente:
arXiv
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866912146967756800 |
|---|---|
| author | Chen, Guojin Zhu, Keren Kim, Seunggeun Zhu, Hanqing Lai, Yao Yu, Bei Pan, David Z. |
| author_facet | Chen, Guojin Zhu, Keren Kim, Seunggeun Zhu, Hanqing Lai, Yao Yu, Bei Pan, David Z. |
| contents | Analog layout synthesis faces significant challenges due to its dependence on manual processes, considerable time requirements, and performance instability. Current Bayesian Optimization (BO)-based techniques for analog layout synthesis, despite their potential for automation, suffer from slow convergence and extensive data needs, limiting their practical application. This paper presents the \texttt{LLANA} framework, a novel approach that leverages Large Language Models (LLMs) to enhance BO by exploiting the few-shot learning abilities of LLMs for more efficient generation of analog design-dependent parameter constraints. Experimental results demonstrate that \texttt{LLANA} not only achieves performance comparable to state-of-the-art (SOTA) BO methods but also enables a more effective exploration of the analog circuit design space, thanks to LLM's superior contextual understanding and learning efficiency. The code is available at https://github.com/dekura/LLANA. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2406_05250 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation Chen, Guojin Zhu, Keren Kim, Seunggeun Zhu, Hanqing Lai, Yao Yu, Bei Pan, David Z. Artificial Intelligence Hardware Architecture Machine Learning Analog layout synthesis faces significant challenges due to its dependence on manual processes, considerable time requirements, and performance instability. Current Bayesian Optimization (BO)-based techniques for analog layout synthesis, despite their potential for automation, suffer from slow convergence and extensive data needs, limiting their practical application. This paper presents the \texttt{LLANA} framework, a novel approach that leverages Large Language Models (LLMs) to enhance BO by exploiting the few-shot learning abilities of LLMs for more efficient generation of analog design-dependent parameter constraints. Experimental results demonstrate that \texttt{LLANA} not only achieves performance comparable to state-of-the-art (SOTA) BO methods but also enables a more effective exploration of the analog circuit design space, thanks to LLM's superior contextual understanding and learning efficiency. The code is available at https://github.com/dekura/LLANA. |
| title | LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation |
| topic | Artificial Intelligence Hardware Architecture Machine Learning |
| url | https://arxiv.org/abs/2406.05250 |