Copertina

Look-Up Table based Neural Network Hardware

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Sen, Ovishake, Ogbogu, Chukwufumnanya, Dehghanzadeh, Peyman, Doppa, Janardhan Rao, Bhunia, Swarup, Pande, Partha Pratim, Chatterjee, Baibhab
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
di: Ogbogu, Chukwufumnanya, et al.
Pubblicazione: (2025)

FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
di: Dhingra, Pratyush, et al.
Pubblicazione: (2024)

Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures
di: Dhingra, Pratyush, et al.
Pubblicazione: (2025)

HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration
di: Dhingra, Pratyush, et al.
Pubblicazione: (2024)

Designing High-Performance and Thermally Feasible Multi-Chiplet Architectures enabled by Non-bendable Glass Interposer
di: Sharma, Harsh, et al.
Pubblicazione: (2025)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
di: Kanani, Alish, et al.
Pubblicazione: (2025)

CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
di: Pfromm, Lukas, et al.
Pubblicazione: (2025)

A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models
di: Sharma, Harsh, et al.
Pubblicazione: (2023)

Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads
di: Sharma, Harsh, et al.
Pubblicazione: (2024)

MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
di: Pfromm, Lukas, et al.
Pubblicazione: (2024)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
di: Raj, Kshitij, et al.
Pubblicazione: (2025)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
di: Paria, Sudipta, et al.
Pubblicazione: (2025)

Unrolled and Pipelined Decoders based on Look-Up Tables for Polar Codes
di: Giard, Pascal, et al.
Pubblicazione: (2023)

FIGLUT: An Energy-Efficient Accelerator Design for FP-INT GEMM Using Look-Up Tables
di: Park, Gunho, et al.
Pubblicazione: (2025)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
di: Lu, Jinming, et al.
Pubblicazione: (2025)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
di: Manca, Federico, et al.
Pubblicazione: (2024)

Overcoming Quadratic Hardware Scaling for a Fully Connected Digital Oscillatory Neural Network
di: Haverkort, Bram, et al.
Pubblicazione: (2025)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
di: Ghaderi, Maedeh, et al.
Pubblicazione: (2024)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
di: Ganti, Ravindra, et al.
Pubblicazione: (2025)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
di: Gowda, Bindu G, et al.
Pubblicazione: (2025)

BinSparX: Sparsified Binary Neural Networks for Reduced Hardware Non-Idealities in Xbar Arrays
di: Malhotra, Akul, et al.
Pubblicazione: (2024)

Register Aggregation for Hardware Decompilation
di: Rao, Varun, et al.
Pubblicazione: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
di: Saravanan, Raghul, et al.
Pubblicazione: (2025)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
di: Guan, Yue, et al.
Pubblicazione: (2026)

Synapse: Virtualizing Match Tables in Programmable Hardware
di: Lahmer, Seyyidahmed, et al.
Pubblicazione: (2025)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
di: Vaziri, Mobin, et al.
Pubblicazione: (2024)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2024)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2025)

Workload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training
di: Adnan, Muhammad, et al.
Pubblicazione: (2024)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
di: Filippeschi, Giulio, et al.
Pubblicazione: (2025)

Hardware-based Heterogeneous Memory Management for Large Language Model Inference
di: Hwang, Soojin, et al.
Pubblicazione: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
di: Bause, Oliver, et al.
Pubblicazione: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
di: Zhang, Jinsong, et al.
Pubblicazione: (2025)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
di: Dumoulin, Joren, et al.
Pubblicazione: (2025)

Sustainable Hardware Specialization
di: Dangi, Pranav, et al.
Pubblicazione: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
di: Zhang, Yipu, et al.
Pubblicazione: (2025)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
di: Parthasarathy, Rishab, et al.
Pubblicazione: (2025)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
di: Geens, Robin, et al.
Pubblicazione: (2026)

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)