Cover Image

Shesha: Multi-head Microarchitectural Leakage Discovery in new-generation Intel Processors

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Chakraborty, Anirban, Mishra, Nimish, Mukhopadhyay, Debdeep
Format:	Preprint
Published:	2024
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Addendum: Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2025)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2023)

"Energon": Unveiling Transformers from GPU Power and Thermal Side-Channels
by: Chaudhuri, Arunava, et al.
Published: (2025)

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
by: Mohr, Gideon, et al.
Published: (2024)

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors
by: Wang, Zilong, et al.
Published: (2025)

Stealing the Invisible: Unveiling Pre-Trained CNN Models through Adversarial Examples and Timing Side-Channels
by: Shukla, Shubhi, et al.
Published: (2024)

Deep-Lock: Secure Authorization for Deep Neural Networks
by: Alam, Manaar, et al.
Published: (2020)

Towards Remote Attestation of Microarchitectural Attacks: The Case of Rowhammer
by: Herrmann, Martin, et al.
Published: (2026)

Information Leakage through Physical Layer Supply Voltage Coupling Vulnerability
by: Sanjaya, Sahan, et al.
Published: (2024)

On the Evaluation of User Privacy in Deep Neural Networks using Timing Side Channel
by: Shukla, Shubhi, et al.
Published: (2022)

Ciphertext Policy Attribute Based Encryption with Intel SGX
by: Suryawanshi, Vivek, et al.
Published: (2024)

Security Assessment of Intel TDX with support for Live Migration
by: Swidowski, Kirk, et al.
Published: (2026)

SIGY: Breaking Intel SGX Enclaves with Malicious Exceptions & Signals
by: Sridhara, Supraja, et al.
Published: (2024)

Montsalvat: Partitioning Java Applications to Minimize the TCB in Intel SGX
by: Yuhala, Peterson, et al.
Published: (2023)

CCX: Enabling Unmodified Intel SGX Applications on Arm CCA
by: Schulze, Matti, et al.
Published: (2026)

AEX-NStep: Probabilistic Interrupt Counting Attacks on Intel SGX
by: Dutly, Nicolas, et al.
Published: (2025)

POLARIS: Explainable Artificial Intelligence for Mitigating Power Side-Channel Leakage
by: Mahfuz, Tanzim, et al.
Published: (2025)

U Can Touch This! Microarchitectural Timing Attacks via Machine Clears
by: Brumley, Billy Bob
Published: (2025)

uGen: An Agentic Framework for Generating Microarchitectural Attack PoCs
by: Dipta, Debopriya Roy, et al.
Published: (2026)

Supporting Secured Integration of Microarchitectural Defenses
by: Ramkrishnan, Kartik, et al.
Published: (2026)

PhishIntel: Toward Practical Deployment of Reference-Based Phishing Detection
by: Li, Yuexin, et al.
Published: (2024)

XMD: An Expansive Hardware-telemetry based Mobile Malware Detector to enhance Endpoint Detection
by: Kumar, Harshit, et al.
Published: (2022)

Enter, Exit, Page Fault, Leak: Testing Isolation Boundaries for Microarchitectural Leaks
by: Oleksenko, Oleksii, et al.
Published: (2025)

ThreatIntel-Andro: Expert-Verified Benchmarking for Robust Android Malware Research
by: Bai, Hongpeng, et al.
Published: (2025)

Supporting Intel(r) SGX on Multi-Package Platforms
by: Johnson, Simon, et al.
Published: (2025)

Rethinking Side-Channel Analysis: Automated Discovery and Analysis of Side-Channel Leakage with LLM-Assisted Agents
by: Xu, Zhen, et al.
Published: (2026)

TME-Box: Scalable In-Process Isolation through Intel TME-MK Memory Encryption
by: Unterguggenberger, Martin, et al.
Published: (2024)

ConstMig: Enabling Secure Live Migration of Large Intel SGX-based applications
by: Kumar, Sandeep, et al.
Published: (2023)

Demoting Security via Exploitation of Cache Demote Operation in Intel's Latest ISA Extension
by: Kim, Taehun, et al.
Published: (2025)

Skip to Secure: Securing Cyber-physical Control Loops with Intentionally Skipped Executions
by: Adhikary, Sunandan, et al.
Published: (2020)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
by: Daksha, Lohit, et al.
Published: (2026)

Coverage-Guided Pre-Silicon Fuzzing of Open-Source Processors based on Leakage Contracts
by: Geier, Gideon, et al.
Published: (2025)

EdgeLeakage: Membership Information Leakage in Distributed Edge Intelligence Systems
by: Chen, Kongyang, et al.
Published: (2024)

Carry Your Fault: A Fault Propagation Attack on Side-Channel Protected LWE-based KEM
by: Kundu, Suparna, et al.
Published: (2024)

Oreo: Protecting ASLR Against Microarchitectural Attacks (Extended Version)
by: Song, Shixin, et al.
Published: (2024)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
by: Shivdikar, Kaustubh, et al.
Published: (2023)

Pre-cache: A Microarchitectural Solution to prevent Meltdown and Spectre
by: Sethumurugan, Subhash, et al.
Published: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
by: Li, Weihang, et al.
Published: (2025)

S-Leak: Leakage-Abuse Attack Against Efficient Conjunctive SSE via s-term Leakage
by: Su, Yue, et al.
Published: (2025)