Copertina

SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Yan, Zhanglu, Bai, Zhenyu, Mitra, Tulika, Wong, Weng-Fai
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Machine Learning Neural and Evolutionary Computing Signal Processing
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
di: Manjunath, Varun, et al.
Pubblicazione: (2025)

Deep-Unrolling Multidimensional Harmonic Retrieval Algorithms on Neuromorphic Hardware
di: Andrei, Vlad C., et al.
Pubblicazione: (2024)

Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
di: Conti, Francesco, et al.
Pubblicazione: (2024)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
di: Khan, Mohd Faisal, et al.
Pubblicazione: (2025)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
di: Pachideh, Brian, et al.
Pubblicazione: (2026)

Spiking Transformer Hardware Accelerators in 3D Integration
di: Xu, Boxun, et al.
Pubblicazione: (2024)

A Case for Hypergraphs to Model and Map SNNs on Neuromorphic Hardware
di: Ronzani, Marco, et al.
Pubblicazione: (2026)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
di: Vaziri, Mobin, et al.
Pubblicazione: (2024)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
di: Oleksii, Bychkov, et al.
Pubblicazione: (2025)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
di: Filippeschi, Giulio, et al.
Pubblicazione: (2025)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
di: Raha, Arnab, et al.
Pubblicazione: (2024)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
di: Ma, Yunhao, et al.
Pubblicazione: (2025)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
di: Kimura, Nanako, et al.
Pubblicazione: (2024)

FeNN-DMA: A RISC-V SoC for SNN acceleration
di: Aizaz, Zainab, et al.
Pubblicazione: (2025)

Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning
di: Huijbregts, Lucas, et al.
Pubblicazione: (2024)

SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks
di: Xu, Boxun, et al.
Pubblicazione: (2025)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
di: Su, Zhe, et al.
Pubblicazione: (2024)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
di: Kumar, Sonu, et al.
Pubblicazione: (2025)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
di: Lister, Devon, et al.
Pubblicazione: (2025)

Algorithm-Hardware Co-Design of Distribution-Aware Logarithmic-Posit Encodings for Efficient DNN Inference
di: Ramachandran, Akshat, et al.
Pubblicazione: (2024)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
di: Mia, Md Zesun Ahmed, et al.
Pubblicazione: (2026)

Embedding Hardware Approximations in Discrete Genetic-based Training for Printed MLPs
di: Afentaki, Florentia, et al.
Pubblicazione: (2024)

What Is Next for LLMs? Next-Generation AI Computing Hardware Using Photonic Chips
di: Li, Renjie, et al.
Pubblicazione: (2025)

Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers
di: Arnold, Felix, et al.
Pubblicazione: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
di: Gunawardana, Kanishka, et al.
Pubblicazione: (2026)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
di: Ma, De, et al.
Pubblicazione: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
di: Yousefzadeh, Amirreza, et al.
Pubblicazione: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
di: Robins, Andey, et al.
Pubblicazione: (2024)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
di: Grus, Josef, et al.
Pubblicazione: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
di: Balaskas, Konstantinos, et al.
Pubblicazione: (2023)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
di: Somathilaka, Samitha, et al.
Pubblicazione: (2024)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
di: Akbari, Meysam, et al.
Pubblicazione: (2026)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
di: Szczerek, Wiktor J., et al.
Pubblicazione: (2025)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
di: Hafiz, Muhammad Ihsan Al, et al.
Pubblicazione: (2025)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
di: Farahani, Mohammad, et al.
Pubblicazione: (2026)

Core Placement Optimization of Many-core Brain-Inspired Near-Storage Systems for Spiking Neural Network Training
di: Zhu, Xueke, et al.
Pubblicazione: (2024)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
di: Szczerek, Wiktor J., et al.
Pubblicazione: (2025)

Reducing ADC Front-end Costs During Training of On-sensor Printed Multilayer Perceptrons
di: Afentaki, Florentia, et al.
Pubblicazione: (2024)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
di: Xing, Qinghui, et al.
Pubblicazione: (2026)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)