ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools
Fuente:
arXiv
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866909220832542720 |
|---|---|
| author | Sumitani, Rafael Amorim, João Victor Mafra, Augusto Crepalde, Mirlaine Pereira, Fernando Magno Quintão |
| author_facet | Sumitani, Rafael Amorim, João Victor Mafra, Augusto Crepalde, Mirlaine Pereira, Fernando Magno Quintão |
| contents | Electronic Design Automation (EDA) tools are software applications used by engineers in the design, development, simulation, and verification of electronic systems and integrated circuits. These tools typically process specifications written in a Hardware Description Language (HDL), such as Verilog, SystemVerilog or VHDL. Thus, effective testing of these tools requires benchmark suites written in these languages. However, while there exist some open benchmark suites for these languages, they tend to consist of only a handful of specifications. This paper, in contrast, presents ChiBench, a comprehensive suite comprising 50 thousand Verilog programs. These programs were sourced from GitHub repositories and curated using Verible's syntactic analyzer and Jasper(TM)'s HDL semantic analyzer. Since its inception, ChiBench has already revealed bugs in public tools like Verible's obfuscator and parser. In addition to explaining some of these case studies, this paper demonstrates how ChiBench can be used to evaluate the asymptotic complexity and code coverage of typical electronic design automation tools. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2406_06550 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools Sumitani, Rafael Amorim, João Victor Mafra, Augusto Crepalde, Mirlaine Pereira, Fernando Magno Quintão Hardware Architecture Programming Languages 68N15 D.3 Electronic Design Automation (EDA) tools are software applications used by engineers in the design, development, simulation, and verification of electronic systems and integrated circuits. These tools typically process specifications written in a Hardware Description Language (HDL), such as Verilog, SystemVerilog or VHDL. Thus, effective testing of these tools requires benchmark suites written in these languages. However, while there exist some open benchmark suites for these languages, they tend to consist of only a handful of specifications. This paper, in contrast, presents ChiBench, a comprehensive suite comprising 50 thousand Verilog programs. These programs were sourced from GitHub repositories and curated using Verible's syntactic analyzer and Jasper(TM)'s HDL semantic analyzer. Since its inception, ChiBench has already revealed bugs in public tools like Verible's obfuscator and parser. In addition to explaining some of these case studies, this paper demonstrates how ChiBench can be used to evaluate the asymptotic complexity and code coverage of typical electronic design automation tools. |
| title | ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools |
| topic | Hardware Architecture Programming Languages 68N15 D.3 |
| url | https://arxiv.org/abs/2406.06550 |