Imagen de Portada

ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Sumitani, Rafael, Amorim, João Victor, Mafra, Augusto, Crepalde, Mirlaine, Pereira, Fernando Magno Quintão
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Programming Languages 68N15 D.3
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Bottom-Up Generation of Verilog Designs for Testing EDA Tools
por: Vieira, João Victor Amorim, et al.
Publicado: (2025)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
por: Guimarães, Maria Fernanda Oliveira, et al.
Publicado: (2026)

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
por: Wanna, Andy, et al.
Publicado: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
por: Alvanaki, Elisavet Lydia, et al.
Publicado: (2025)

Finite-Time Lyapunov Exponent Calculation on FPGA using High-Level Synthesis Tools
por: de Castro, Manuel, et al.
Publicado: (2024)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
por: Li, Jintao, et al.
Publicado: (2024)

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
por: Shen, Shan, et al.
Publicado: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
por: Wu, Xinyue, et al.
Publicado: (2025)

Preemption-Enhanced Benchmark Suite for FPGAs
por: Malik, Arsalan Ali, et al.
Publicado: (2025)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
por: Purini, Suresh, et al.
Publicado: (2025)

Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
por: Singh, Yashvardhan
Publicado: (2025)

Just TestIt! An SBST Approach To Automate System-Integration Testing
por: Terzano, Tommaso, et al.
Publicado: (2025)

HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline
por: Guo, Qingyu, et al.
Publicado: (2024)

Tools and Methodologies for System-Level Design
por: Bhattacharyya, Shuvra S., et al.
Publicado: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
por: Jin, Pengwei, et al.
Publicado: (2025)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
por: Cai, Victor, et al.
Publicado: (2025)

HWE-Bench: Can Language Models Perform Board-level Schematic Designs?
por: Qiu, Weibo, et al.
Publicado: (2026)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
por: Tsai, Pei-Huan, et al.
Publicado: (2026)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
por: Fu, Bo, et al.
Publicado: (2025)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
por: Yu, Zhongkai, et al.
Publicado: (2026)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
por: Li, Chongxiao, et al.
Publicado: (2024)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
por: Cheng, Feng, et al.
Publicado: (2025)

RFAmpDesigner: A Self-Evolving Multi-Agent LLM Framework for Automated Radio Frequency Amplifier Design
por: Lu, Hang, et al.
Publicado: (2026)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
por: Li, Runkai, et al.
Publicado: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
por: Chao, Zhiteng, et al.
Publicado: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
por: Zhong, Ruizhe, et al.
Publicado: (2023)

Design and Optimization of Mixed-Kernel Mixed-Signal SVMs for Flexible Electronics
por: Afentaki, Florentia, et al.
Publicado: (2025)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
por: Leon, Vasileios, et al.
Publicado: (2025)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
por: Li, Ruihao, et al.
Publicado: (2026)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
por: Wan, Gwok-Waa, et al.
Publicado: (2025)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

AxMED: Formal Analysis and Automated Design of Approximate Median Filters using BDDs
por: Mrazek, Vojtech, et al.
Publicado: (2025)

Unsupervised Graph Neural Network Framework for Balanced Multipatterning in Advanced Electronic Design Automation Layouts
por: Helaly, Abdelrahman, et al.
Publicado: (2025)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
por: Galimberti, Andrea, et al.
Publicado: (2024)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
por: Kim, Jiho, et al.
Publicado: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
por: Cheng, Shuyao, et al.
Publicado: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

Using GUI Agent for Electronic Design Automation
por: Li, Chunyi, et al.
Publicado: (2025)

"Test, Build, Deploy" -- A CI/CD Framework for Open-Source Hardware Designs
por: Deutschbein, Calvin, et al.
Publicado: (2025)