Cover Image

Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Jeziorek, Kamil, Wzorek, Piotr, Blachut, Krzysztof, Pinna, Andrea, Kryjak, Tomasz
Format:	Preprint
Published:	2024
Subjects:	Computer Vision and Pattern Recognition Hardware Architecture Image and Video Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Optimising Graph Representation for Hardware Implementation of Graph Convolutional Networks for Event-based Vision
by: Jeziorek, Kamil, et al.
Published: (2024)

Self-Supervised Event Representations: Towards Accurate, Real-Time Perception on SoC FPGAs
by: Jeziorek, Kamil, et al.
Published: (2025)

LiFT: Lightweight, FPGA-tailored 3D object detection based on LiDAR data
by: Lis, Konrad, et al.
Published: (2025)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
by: Yin, Zihan, et al.
Published: (2024)

Sub-Millisecond Event-Based Eye Tracking on a Resource-Constrained Microcontroller
by: Giordano, Marco, et al.
Published: (2025)

Modeling the Energy Consumption of the HEVC Software Encoding Process using Processor events
by: Ramasubbu, Geetha, et al.
Published: (2024)

A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
by: Chang, Fang-Chi, et al.
Published: (2026)

Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)
by: Kaiser, Md Abdullah-Al, et al.
Published: (2023)

Voltage-Controlled Magnetic Tunnel Junction based ADC-less Global Shutter Processing-in-Pixel for Extreme-Edge Intelligence
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA
by: Nakano, Hiroshi, et al.
Published: (2025)

Memristor-Based Selective Convolutional Circuit for High-Density Salt-and-Pepper Noise Removal
by: Ding, Binghui, et al.
Published: (2024)

An Energy-Efficient RFET-Based Stochastic Computing Neural Network Accelerator
by: Lu, Sheng, et al.
Published: (2025)

An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
by: Chatziantoniou, Panagiotis, et al.
Published: (2022)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
by: Houshmand, Pouya, et al.
Published: (2024)

FSL-HDnn: A 40 nm Few-shot On-Device Learning Accelerator with Integrated Feature Extraction and Hyperdimensional Computing
by: Xu, Weihong, et al.
Published: (2025)

Opto-Atomic Spatio-Temporal Holographic Correlators for High-Speed 3D CNNs
by: Shen, Xi, et al.
Published: (2026)

Optimization of DNN-based HSI Segmentation FPGA-based SoC for ADS: A Practical Approach
by: Gutiérrez-Zaballa, Jon, et al.
Published: (2025)

Energy-Efficient and Fast Memristor-based Serial Multipliers Applicable in Image Processing
by: Fatemieh, Seyed Erfan, et al.
Published: (2024)

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
by: Lokhande, Mukul, et al.
Published: (2025)

NVM-in-Cache: Repurposing Commodity 6T SRAM Cache into NVM Analog Processing-in-Memory Engine using a Novel Compute-on-Powerline Scheme
by: Chakraborty, Subhradip, et al.
Published: (2025)

Evaluation of Hardware-based Video Encoders on Modern GPUs for UHD Live-Streaming
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Evolution of NVENC Efficiency: A Longitudinal Analysis of HQ and UHQ Tuning Efficiency, Latency and Energy Trade-offs
by: Arunruangsirilert, Kasidis, et al.
Published: (2026)

Increasing the scalability of graph convolution for FPGA-implemented event-based vision
by: Wzorek, Piotr, et al.
Published: (2024)

ACNPU: A 4.75TOPS/W 1080P@30FPS Super Resolution Accelerator with Decoupled Asymmetric Convolution
by: Yang, Tun-Hao, et al.
Published: (2023)

Approximate Signed Multiplier with Sign-Focused Compressor for Edge Detection Applications
by: Krishna, L. Hemanth, et al.
Published: (2025)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
by: Rizzo, Tommaso, et al.
Published: (2024)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
by: Razi, Farzad, et al.
Published: (2026)

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling
by: Sun, Jiacong, et al.
Published: (2024)

DHFP-PE: Dual-Precision Hybrid Floating Point Processing Element for AI Acceleration
by: Kumar, Shubham, et al.
Published: (2026)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
by: Koenig, Cyril, et al.
Published: (2025)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
by: Leon, Vasileios, et al.
Published: (2025)

TOP: Towards Open & Predictable Heterogeneous SoCs
by: Valente, Luca, et al.
Published: (2024)

ESSR: An 8K@30FPS Super-Resolution Accelerator With Edge Selective Network
by: Hsu, Chih-Chia, et al.
Published: (2025)

Fast and Efficient Merge of Sorted Input Lists in Hardware Using List Offset Merge Sorters
by: Kent, Robert B., et al.
Published: (2025)

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning
by: Kumar, Sonu, et al.
Published: (2026)

Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning
by: Huijbregts, Lucas, et al.
Published: (2024)

From Circuits to SoC Processors: Arithmetic Approximation Techniques & Embedded Computing Methodologies for DSP Acceleration
by: Leon, Vasileios
Published: (2023)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
by: Montanaro, Gabriele, et al.
Published: (2024)

Teardown Analysis of Samsung S20 Exynos 990 SoC
by: Jadoon, Nabeel Ahmad Khan, et al.
Published: (2025)