Copertina

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Collini, Luca, Garg, Siddharth, Karri, Ramesh
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
di: Collini, Luca, et al.
Pubblicazione: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

Evaluating LLMs for Hardware Design and Test
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
di: Hemadri, Raghu Vamshi, et al.
Pubblicazione: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
di: Knechtel, Johann, et al.
Pubblicazione: (2026)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
di: Xiao, Weihua, et al.
Pubblicazione: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
di: Fu, Weimin, et al.
Pubblicazione: (2026)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
di: Reimann, Lennart M., et al.
Pubblicazione: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)

Need for zkSpeed: Accelerating HyperPlonk for Zero-Knowledge Proofs
di: Daftardar, Alhad, et al.
Pubblicazione: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2026)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
di: Pan, Tianwei, et al.
Pubblicazione: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
di: Zhou, Zhe, et al.
Pubblicazione: (2024)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
di: Kim, Dong Eun, et al.
Pubblicazione: (2025)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
di: Pachideh, Brian, et al.
Pubblicazione: (2026)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
di: You, Dean, et al.
Pubblicazione: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
di: Lee, Jiwoon, et al.
Pubblicazione: (2026)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
di: Du, Shuting, et al.
Pubblicazione: (2025)

Closing the Gap Between Float and Posit Hardware Efficiency
di: Jonnalagadda, Aditya Anirudh, et al.
Pubblicazione: (2026)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
di: Tsai, Pei-Huan, et al.
Pubblicazione: (2026)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
di: Xie, Xilong, et al.
Pubblicazione: (2025)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
di: Xuan, Wei, et al.
Pubblicazione: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2025)

FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators
di: Abarajithan, G, et al.
Pubblicazione: (2026)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
di: Pu, Huanzhi, et al.
Pubblicazione: (2025)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)