Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML
Fuente:
arXiv
Enregistré dans:
| Auteurs principaux: | , , , , , |
|---|---|
| Format: | Preprint |
| Publié: |
2024
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| _version_ | 1866910492062121984 |
|---|---|
| author | Lesage, Benjamin Boniol, Frédéric Delmas, Kevin Gauffriau, Adrien Gonzalez, Alfonso Mascarenas Pagetti, Claire |
| author_facet | Lesage, Benjamin Boniol, Frédéric Delmas, Kevin Gauffriau, Adrien Gonzalez, Alfonso Mascarenas Pagetti, Claire |
| contents | The emergence of Deep Neural Network (DNN) and machine learning-based applications paved the way for a new generation of hybrid hardware platforms. Hybrid platforms embed several cores and accelerators in a small package. However, in order to satisfy the Size, Weight and Power (SWaP) constraints, limited and shared resources are integrated. This paper presents an overview of the standards applicable to the certification of hybrid platforms and an early mapping of their objectives to said platforms. In particular, we consider how the classification of AMC20-152A for airborne electronic hardware applies to hybrid platforms. We also consider AMC20-193 for multi-core platforms, and how this standard fits different types of accelerators. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2406_12346 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML Lesage, Benjamin Boniol, Frédéric Delmas, Kevin Gauffriau, Adrien Gonzalez, Alfonso Mascarenas Pagetti, Claire Hardware Architecture The emergence of Deep Neural Network (DNN) and machine learning-based applications paved the way for a new generation of hybrid hardware platforms. Hybrid platforms embed several cores and accelerators in a small package. However, in order to satisfy the Size, Weight and Power (SWaP) constraints, limited and shared resources are integrated. This paper presents an overview of the standards applicable to the certification of hybrid platforms and an early mapping of their objectives to said platforms. In particular, we consider how the classification of AMC20-152A for airborne electronic hardware applies to hybrid platforms. We also consider AMC20-193 for multi-core platforms, and how this standard fits different types of accelerators. |
| title | Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2406.12346 |