Imagen de Portada

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lesage, Benjamin, Boniol, Frédéric, Delmas, Kevin, Gauffriau, Adrien, Gonzalez, Alfonso Mascarenas, Pagetti, Claire
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

COOK Access Control on an embedded Volta GPU
por: Lesage, Benjamin, et al.
Publicado: (2024)

Open-source Stand-Alone Versatile Tensor Accelerator
por: Faure-Gignoux, Anthony, et al.
Publicado: (2025)

Compilation and Execution of an Embeddable YOLO-NAS on the VTA
por: Faure-Gignoux, Anthony, et al.
Publicado: (2026)

Convolutions Predictable Offloading to an Accelerator: Formalization and Optimization
por: Husson, Benjamin, et al.
Publicado: (2026)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
por: Song, Zihang, et al.
Publicado: (2024)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2024)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
por: Dumoulin, Joren, et al.
Publicado: (2025)

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
por: Alsop, Johnathan, et al.
Publicado: (2023)

H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention
por: Alexandridis, Kosmas, et al.
Publicado: (2025)

SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations
por: Wang, Zhican, et al.
Publicado: (2025)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
por: Tasnim, Maliha, et al.
Publicado: (2024)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
por: Jeon, Yeonsoo, et al.
Publicado: (2025)

In-Memory Computing Architecture for Efficient Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2024)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
por: Shahawy, Mohamed, et al.
Publicado: (2025)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
por: Li, Zhengke, et al.
Publicado: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
por: Maman, Natalie, et al.
Publicado: (2026)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
por: Qian, Chao, et al.
Publicado: (2026)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
por: Agarwal, Ayushi, et al.
Publicado: (2026)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
por: Ando, Takuto, et al.
Publicado: (2025)

Hardware Acceleration in Portable MRIs: State of the Art and Future Prospects
por: Habsi, Omar Al, et al.
Publicado: (2025)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
por: Ahmed, Anees, et al.
Publicado: (2024)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
por: Müller, Mika Markus, et al.
Publicado: (2024)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
por: Lu, Jinming, et al.
Publicado: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
por: Wang, Chuanzhen, et al.
Publicado: (2026)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
por: Zhong, Yang, et al.
Publicado: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
por: Huang, Wei-Hsing, et al.
Publicado: (2024)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
por: Shijie, Liu, et al.
Publicado: (2026)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
por: Xuan, Wei, et al.
Publicado: (2025)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
por: Huang, Wei-Hsing, et al.
Publicado: (2025)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
por: de Fraga, Lucas M. Leipnitz, et al.
Publicado: (2025)

Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution
por: Song, Chang Eun, et al.
Publicado: (2025)

Hardware Accelerators for Autonomous Cars: A Review
por: Islayem, Ruba, et al.
Publicado: (2024)

FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators
por: Abarajithan, G, et al.
Publicado: (2026)

Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal
por: Jiang, Wenqi, et al.
Publicado: (2024)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
por: Parthasarathy, Rishab, et al.
Publicado: (2025)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
por: Chen, Bo-Yu, et al.
Publicado: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
por: Kim, Dong Eun, et al.
Publicado: (2025)