Cover Image

Performance characterisation of the 64-core SG2042 RISC-V CPU for HPC

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Brown, Nick, Jamieson, Maurice
Format:	Preprint
Published:	2024
Subjects:	Distributed, Parallel, and Cluster Computing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Is RISC-V ready for High Performance Computing? An evaluation of the Sophon SG2044
by: Brown, Nick
Published: (2025)

RISC-V for HPC: Where we are and where we need to go
by: Brown, Nick
Published: (2024)

RISC-V for HPC: An update of where we are and main action points
by: Brown, Nick
Published: (2025)

Investigations of multi-socket high core count RISC-V for HPC workloads
by: Brown, Nick, et al.
Published: (2025)

Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator
by: Brown, Nick, et al.
Published: (2024)

Programming RISC-V accelerators via Fortran
by: Brown, Nick, et al.
Published: (2025)

Efficient Column-Wise N:M Pruning on RISC-V CPU
by: Chu, Chi-Wei, et al.
Published: (2025)

Preparing for HPC on RISC-V: Examining Vectorization and Distributed Performance of an Astrophyiscs Application with HPX and Kokkos
by: Diehl, Patrick, et al.
Published: (2024)

Evaluating HPC-Style CPU Performance and Cost in Virtualized Cloud Infrastructures
by: Tharwani, Jay, et al.
Published: (2025)

Implementing OpenMP for Zig to enable its use in HPC context
by: Kacs, David, et al.
Published: (2024)

Co-designing a Programmable RISC-V Accelerator for MPC-based Energy and Thermal Management of Many-Core HPC Processors
by: Ottaviano, Alessandro, et al.
Published: (2025)

Harnessing Integrated CPU-GPU System Memory for HPC: a first look into Grace Hopper
by: Schieffer, Gabin, et al.
Published: (2024)

DiT-HC: Enabling Efficient Training of Visual Generation Model DiT on HPC-oriented CPU Cluster
by: Zhang, Jinxiao, et al.
Published: (2026)

Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors
by: Shi, Ruimin, et al.
Published: (2026)

Monte Cimone v2: Down the Road of RISC-V High-Performance Computers
by: Venieri, Emanuele, et al.
Published: (2025)

Monte Cimone v3: Where RISC-V Stands in High-Performance Computing
by: Venieri, Emanuele, et al.
Published: (2026)

Vitamin-V: Expanding Open-Source RISC-V Cloud Environments
by: Canal, Ramon, et al.
Published: (2024)

Performance optimization of BLAS algorithms with band matrices for RISC-V processors
by: Pirova, Anna, et al.
Published: (2025)

Scalable HPC Job Scheduling and Resource Management in SST
by: Abdurahman, Abubeker, et al.
Published: (2025)

AI-coupled HPC Workflow Applications, Middleware and Performance
by: Brewer, Wes, et al.
Published: (2024)

Assessing Performance and Porting Strategies for Gravitational $N$-Body Simulations on the RISC-V-Based Tenstorrent Wormhole\textsuperscript{\texttrademark}
by: Almerol, Jenny Lynn, et al.
Published: (2026)

Enabling an OpenStack-based cloud on top of RISC-V hardware
by: Marrón, Diego, et al.
Published: (2024)

Performance comparison of Dask and Apache Spark on HPC systems for Neuroimaging
by: Dugré, Mathieu, et al.
Published: (2024)

Computational Performance and Energy Efficiency of ARM based HPC servers
by: Schirmer, Oskar
Published: (2024)

Running Cloud-native Workloads on HPC with High-Performance Kubernetes
by: Chazapis, Antony, et al.
Published: (2024)

A Study of Performance Programming of CPU, GPU accelerated Computers and SIMD Architecture
by: Yi, Xinyao
Published: (2024)

ARC-V: Vertical Resource Adaptivity for HPC Workloads in Containerized Environments
by: Medeiros, Daniel, et al.
Published: (2025)

Fine-Grained Vectorized Merge Sorting on RISC-V: From Register to Cache
by: Zhang, Jin, et al.
Published: (2024)

Vitamin-V: Virtual Environment and Tool-boxing for Trustworthy Development of RISC-V based Cloud Services
by: Arelakis, A., et al.
Published: (2023)

Host-Side Telemetry for Performance Diagnosis in Cloud and HPC GPU Infrastructure
by: Darzi, Erfan, et al.
Published: (2025)

A Performance Analysis of Task Scheduling for UQ Workflows on HPC Systems
by: Loi, Chung Ming, et al.
Published: (2025)

Harnessing Deep Learning and HPC Kernels via High-Level Loop and Tensor Abstractions on CPU Architectures
by: Georganas, Evangelos, et al.
Published: (2023)

Bridging Simulation and Silicon: A Study of RISC-V Hardware and FireSim Simulation
by: Barai, Atanu, et al.
Published: (2025)

RHAPSODY: Execution of Hybrid AI-HPC Workflows at Scale
by: Alsaadi, Aymen, et al.
Published: (2025)

Towards CXL Resilience to CPU Failures
by: Psistakis, Antonis, et al.
Published: (2026)

Integrating and Characterizing HPC Task Runtime Systems for hybrid AI-HPC workloads
by: Merzky, Andre, et al.
Published: (2025)

ARM SVE Unleashed: Performance and Insights Across HPC Applications on Nvidia Grace
by: Shi, Ruimin, et al.
Published: (2025)

Cost-Performance Analysis: A Comparative Study of CPU-Based Serverless and GPU-Based Training Architectures
by: Barrak, Amine, et al.
Published: (2025)

IOAgent: Democratizing Trustworthy HPC I/O Performance Diagnosis Capability via LLMs
by: Egersdoerfer, Chris, et al.
Published: (2026)

HPC with Enhanced User Separation
by: Prout, Andrew, et al.
Published: (2024)