Image de couverture de livre

AMC: Access to Miss Correlation Prefetcher for Evolving Graph Analytics

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Singh, Abhishek, Schulte, Christian, Guo, Xiaochen
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture C.1.1
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Improved Prefetching Techniques for Linked Data Structures
par: Maruszewski, Nikola Vuk
Publié: (2025)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
par: Arribas, Miguel Jiménez, et autres
Publié: (2024)

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
par: Giorgi, Roberto, et autres
Publié: (2026)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
par: Lee, Ming-Yen, et autres
Publié: (2025)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
par: Li, Mengming, et autres
Publié: (2026)

Factor Machine: Mixed-signal Architecture for Fine-Grained Graph-Based Computing
par: Dudek, Piotr
Publié: (2024)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
par: Qiu, Ruizhi, et autres
Publié: (2025)

Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning
par: Bera, Rahul, et autres
Publié: (2026)

Glass-Box Analysis for Computer Systems: Transparency Index, Shapley Attribution, and Markov Models of Branch Prediction
par: Alpay, Faruk, et autres
Publié: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

How long can you sleep? Idle Time System Inefficiencies and Opportunities
par: Antoniou, Georgia, et autres
Publié: (2025)

Ten-Four: An Open-Source Fused Dot Product Unit for Mixed-Precision GPGPU Tensor Cores
par: Rout, Nikhil, et autres
Publié: (2025)

SparseZipper: Enhancing Matrix Extensions to Accelerate SpGEMM on CPUs
par: Ta, Tuan, et autres
Publié: (2025)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

DARE: An Irregularity-Tolerant Matrix Processing Unit with a Densifying ISA and Filtered Runahead Execution
par: Yang, Xin, et autres
Publié: (2025)

The Monte Carlo Method and New Device and Architectural Techniques for Accelerating It
par: Petangoda, Janith, et autres
Publié: (2025)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
par: Merrell, Maccoy, et autres
Publié: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
par: Chen, Zixiao, et autres
Publié: (2024)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
par: Merrell, Maccoy, et autres
Publié: (2026)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
par: Nguyen, Hoa, et autres
Publié: (2025)

A Comparative Analysis of ARM and x86-64 Laptop-Class Processors: Architecture, Assembly-Level Performance, and Energy Efficiency
par: Özyılmaz, Mustafa Mert
Publié: (2026)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
par: Taji, Hossein, et autres
Publié: (2025)

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
par: Li, Mengming, et autres
Publié: (2025)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
par: Li, Richie
Publié: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
par: Kang, Hyun Woo, et autres
Publié: (2025)

Profile-Guided Temporal Prefetching
par: Li, Mengming, et autres
Publié: (2025)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

SISA: A Scale-In Systolic Array for GEMM Acceleration
par: Altamura, Luigi, et autres
Publié: (2026)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
par: Kang, Hyunwoo
Publié: (2026)

A Case for Kolmogorov-Arnold Networks in Prefetching: Towards Low-Latency, Generalizable ML-Based Prefetchers
par: Kulkarni, Dhruv, et autres
Publié: (2025)

Design Space Exploration of Approximate Computing Techniques with a Reinforcement Learning Approach
par: Saeedi, Sepide, et autres
Publié: (2023)

A Flexible Instruction Set Architecture for Efficient GEMMs
par: Santana, Alexandre de Limas, et autres
Publié: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
par: Tirumalasetty, Chandrahas, et autres
Publié: (2024)

Agile TLB Prefetching and Prediction Replacement Policy
par: Mersha, Melkamu, et autres
Publié: (2024)

Mestra: Exploring Migration on Virtualized CGRAs
par: Kyriazis, Agamemnon, et autres
Publié: (2026)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
par: Giorgi, Roberto
Publié: (2025)

FlexiBit: Fully Flexible Precision Bit-parallel Accelerator Architecture for Arbitrary Mixed Precision AI
par: Tahmasebi, Faraz, et autres
Publié: (2024)

SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
par: Prabhakar, Raghu, et autres
Publié: (2024)

IPU: Flexible Hardware Introspection Units
par: McDougall, Ian, et autres
Publié: (2023)