Imagen de Portada

Older and Wiser: The Marriage of Device Aging and Intellectual Property Protection of Deep Neural Networks

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lin, Ning, Wang, Shaocong, Zhang, Yue, He, Yangu, Wong, Kwunhang, Basu, Arindam, Shang, Dashan, Chen, Xiaoming, Wang, Zhongrui
Formato:	Preprint
Publicado:	2024
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
por: Ren, Haoxiong, et al.
Publicado: (2025)

3D Stack In-Sensor-Computing (3DS-ISC): Accelerating Time-Surface Construction for Neuromorphic Event Cameras
por: Shang, Hongyang, et al.
Publicado: (2025)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
por: Wang, Songqi, et al.
Publicado: (2025)

Efficient and accurate neural field reconstruction using resistive memory
por: Yu, Yifei, et al.
Publicado: (2024)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
por: Yang, Junyi, et al.
Publicado: (2026)

CADC: Crossbar-Aware Dendritic Convolution for Efficient In-memory Computing
por: Dong, Shuai, et al.
Publicado: (2025)

Near-Memory Architecture for Threshold-Ordinal Surface-Based Corner Detection of Event Cameras
por: Shang, Hongyang, et al.
Publicado: (2025)

In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
por: Dong, Shuai, et al.
Publicado: (2026)

Dynamic neural network with memristive CIM and CAM for 2D and 3D vision
por: Zhang, Yue, et al.
Publicado: (2024)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
por: Dong, Shuai, et al.
Publicado: (2024)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
por: Yang, Junyi, et al.
Publicado: (2025)

Continuous-Time Digital Twin with Analogue Memristive Neural Ordinary Differential Equation Solver
por: Chen, Hegan, et al.
Publicado: (2024)

SRAM-Based Compute-in-Memory Accelerator for Linear-decay Spiking Neural Networks
por: Shang, Hongyang, et al.
Publicado: (2026)

Efficient Nonlinear Function Approximation in Analog Resistive Crossbars for Recurrent Neural Networks
por: Yang, Junyi, et al.
Publicado: (2024)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
por: Xuan, Wei, et al.
Publicado: (2025)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
por: Li, Changhong, et al.
Publicado: (2025)

Aging Aware Adaptive Voltage Scaling for Reliable and Efficient AI Accelerators
por: Xie, Tong, et al.
Publicado: (2026)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
por: Zhang, Kunlong, et al.
Publicado: (2025)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
por: Chen, Xiaoming
Publicado: (2024)

Resistive Memory-based Neural Differential Equation Solver for Score-based Diffusion Model
por: Yang, Jichang, et al.
Publicado: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
por: Wang, Hao, et al.
Publicado: (2024)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
por: Wang, Hao, et al.
Publicado: (2024)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
por: Wang, Xinyu, et al.
Publicado: (2024)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
por: Li, Wanqian, et al.
Publicado: (2024)

LMB: Augmenting PCIe Devices with CXL-Linked Memory Buffer
por: Wang, Jiapin, et al.
Publicado: (2024)

PolyThrottle: Energy-efficient Neural Network Inference on Edge Devices
por: Yan, Minghao, et al.
Publicado: (2023)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
por: Sun, Xiaotian, et al.
Publicado: (2024)

An Early Experience with Confidential Computing Architecture for On-Device Model Protection
por: Abdollahi, Sina, et al.
Publicado: (2025)

RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering
por: Li, Chaojian, et al.
Publicado: (2022)

Instant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction
por: Li, Sixu, et al.
Publicado: (2023)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
por: Guo, Zeyu
Publicado: (2025)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
por: Chen, Yiqi, et al.
Publicado: (2025)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
por: Raja, Tejas
Publicado: (2024)

iMIV: in-Memory Integrity Verification for NVM
por: Jain, Rajat, et al.
Publicado: (2024)

Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic
por: Gerlinghoff, Daniel, et al.
Publicado: (2024)

DASICS White Paper: Enhancing Memory Protection with Dynamic Compartmentalization
por: Jin, Yue, et al.
Publicado: (2023)

High Utilization Energy-Aware Real-Time Inference Deep Convolutional Neural Network Accelerator
por: Lin, Kuan-Ting, et al.
Publicado: (2025)

Special Session: Sustainable Deployment of Deep Neural Networks on Non-Volatile Compute-in-Memory Accelerators
por: Qin, Yifan, et al.
Publicado: (2025)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
por: Jonckers, Naïn, et al.
Publicado: (2025)