High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866909231556329472 |
|---|---|
| author | Jakli, Balazs Rak, Adam Cserey, Gyorgy |
| author_facet | Jakli, Balazs Rak, Adam Cserey, Gyorgy |
| contents | In this paper we present a novel high-resolution multi-channel FPGA-based time-to-digital converter (TDC). We designed and implemented a complex electronic circuit on the FPGA, whose overall accuracy is several orders of magnitude greater than the accuracy of the FPGA used in digital mode. Our sensor device contains simple circuit elements that are cheap and easily accessible (Xilinx Spartan 3 and Spartan 6). Using our design, many channels (80-100 channels) can be implemented on a larger FPGA. The prototype of our TDC has been implemented and functionally verified by experiments and measurements. By a certified pulse generator 20 ps precision has been measured over the range of 3 ns. Using more precise clock signal this range may be extended. The achieved resolution is 5 ps. Its resolution, channel number and range can be configured dynamically, which makes it suitable for effective use in industrial purposes. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2406_17798 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter Jakli, Balazs Rak, Adam Cserey, Gyorgy Hardware Architecture In this paper we present a novel high-resolution multi-channel FPGA-based time-to-digital converter (TDC). We designed and implemented a complex electronic circuit on the FPGA, whose overall accuracy is several orders of magnitude greater than the accuracy of the FPGA used in digital mode. Our sensor device contains simple circuit elements that are cheap and easily accessible (Xilinx Spartan 3 and Spartan 6). Using our design, many channels (80-100 channels) can be implemented on a larger FPGA. The prototype of our TDC has been implemented and functionally verified by experiments and measurements. By a certified pulse generator 20 ps precision has been measured over the range of 3 ns. Using more precise clock signal this range may be extended. The achieved resolution is 5 ps. Its resolution, channel number and range can be configured dynamically, which makes it suitable for effective use in industrial purposes. |
| title | High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2406.17798 |