Imagen de Portada

NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Silva, Anderson I., Susin, Altamiro, Kastensmidt, Fernanda L., Beck, Antonio Carlos S., Azambuja, Jose Rodrigo
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Computational Engineering, Finance, and Science
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
por: McDougall, Ian, et al.
Publicado: (2025)

Hypervisor Extension for a RISC-V Processor
por: Gauchola, Jaume, et al.
Publicado: (2024)

Web-Based Simulator of Superscalar RISC-V Processors
por: Jaros, Jiri, et al.
Publicado: (2024)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
por: Perotti, Matteo, et al.
Publicado: (2022)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
por: Rezunov, Evgenii, et al.
Publicado: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor
por: Papadopoulos, Nikolaos-Charalampos, et al.
Publicado: (2024)

Large Processor Chip Model
por: Chang, Kaiyan, et al.
Publicado: (2025)

Using LLM such as ChatGPT for Designing and Implementing a RISC Processor: Execution,Challenges and Limitations
por: Hossain, Shadeeb, et al.
Publicado: (2024)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
por: Wang, Weiying, et al.
Publicado: (2026)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
por: Qin, Kun, et al.
Publicado: (2025)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
por: Kirschner, Maximilian, et al.
Publicado: (2025)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
por: Rogenmoser, Michael, et al.
Publicado: (2024)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
por: Colagrande, Luca, et al.
Publicado: (2025)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
por: Raisiardali, Alireza, et al.
Publicado: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
por: Koenig, Cyril, et al.
Publicado: (2025)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
por: Huo, Juncheng, et al.
Publicado: (2025)

Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor
por: Kirschner, Maximilian, et al.
Publicado: (2024)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
por: Lyu, Hao, et al.
Publicado: (2026)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
por: Sharma, Vijay Pratap, et al.
Publicado: (2026)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
por: Huang, Longwei, et al.
Publicado: (2023)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
por: Imtiaz, Sharjeel, et al.
Publicado: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
por: Darvishi, Mostafa
Publicado: (2025)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
por: Elahi, Mehdi, et al.
Publicado: (2025)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
por: Purayil, Navaneeth Kunhi, et al.
Publicado: (2025)

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
por: Elahi, Mehdi, et al.
Publicado: (2025)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
por: Van Brandt, Léopold, et al.
Publicado: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
por: Pham, Anh Kiet, et al.
Publicado: (2026)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
por: Perotti, Matteo, et al.
Publicado: (2023)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
por: Machetti, Simone, et al.
Publicado: (2025)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
por: Reinwardt, Christopher, et al.
Publicado: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
por: Zhang, Rui, et al.
Publicado: (2025)

SAMIPS: A Synthesised Asynchronous Processor
por: Zhang, Qianyi, et al.
Publicado: (2024)

Banked Memories for Soft SIMT Processors
por: Langhammer, Martin, et al.
Publicado: (2025)