Imagen de Portada

Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Bera, Rahul, Ranganathan, Adithya, Rakshit, Joydeep, Mahto, Sujit, Nori, Anant V., Gaur, Jayesh, Olgun, Ataberk, Kanellopoulos, Konstantinos, Sadrosadati, Mohammad, Subramoney, Sreenivas, Mutlu, Onur
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
por: Bostancı, F. Nisa, et al.
Publicado: (2025)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

Memory-Centric Computing: Solving Computing's Memory Problem
por: Mutlu, Onur, et al.
Publicado: (2025)

Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning
por: Bera, Rahul, et al.
Publicado: (2026)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)

BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)

Memory-Centric Computing: Recent Advances in Processing-in-DRAM
por: Mutlu, Onur, et al.
Publicado: (2024)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
por: Hassan, Hasan, et al.
Publicado: (2022)

Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2023)

PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System
por: Rhyner, Steve, et al.
Publicado: (2024)

Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
por: Luo, Haocong, et al.
Publicado: (2025)

In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)

Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2024)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)

RowPress Vulnerability in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
por: Tuğrul, Yahya Can, et al.
Publicado: (2025)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2023)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)

Revelator: Rapid Data Fetching via OS-Driven Hash-based Speculative Address Translation
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2025)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
por: Patel, Minesh, et al.
Publicado: (2024)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
por: Yüksel, İsmail Emir, et al.
Publicado: (2025)

Taming Server Memory TCO with Multiple Software-Defined Compressed Tiers
por: Kumar, Sandeep, et al.
Publicado: (2024)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
por: Olgun, Ataberk, et al.
Publicado: (2022)

DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2026)

Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
por: Bostanci, F. Nisa, et al.
Publicado: (2025)

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)

Machine Learning-Driven Intelligent Memory System Design: From On-Chip Caches to Storage
por: Bera, Rahul, et al.
Publicado: (2026)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
por: Yağlıkçı, Abdullah Giray, et al.
Publicado: (2024)

MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing
por: Oliveira, Geraldo F., et al.
Publicado: (2024)

SAGe: A Lightweight Algorithm-Architecture Co-Design for Mitigating the Data Preparation Bottleneck in Large-Scale Genome Sequence Analysis
por: Ghiasi, Nika Mansouri, et al.
Publicado: (2025)

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2023)

Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
por: Oliveira, Geraldo F., et al.
Publicado: (2023)

iMIV: in-Memory Integrity Verification for NVM
por: Jain, Rajat, et al.
Publicado: (2024)

Efficient Memory Tiering in a Virtual Machine
por: Prakash, Chandra, et al.
Publicado: (2025)

TargetCall: Eliminating the Wasted Computation in Basecalling via Pre-Basecalling Filtering
por: Cavlak, Meryem Banu, et al.
Publicado: (2022)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2022)

pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables
por: Ferreira, João Dinis, et al.
Publicado: (2021)