LPViT: Low-Power Semi-structured Pruning for Vision Transformers

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Xu, Kaixin, Wang, Zhe, Chen, Chunyun, Geng, Xue, Lin, Jie, Aly, Mohamed M. Sabry, Yang, Xulei, Wu, Min, Li, Xiaoli, Lin, Weisi
Format: Preprint
Published: 2024
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866917985420050432
author Xu, Kaixin
Wang, Zhe
Chen, Chunyun
Geng, Xue
Lin, Jie
Aly, Mohamed M. Sabry
Yang, Xulei
Wu, Min
Li, Xiaoli
Lin, Weisi
author_facet Xu, Kaixin
Wang, Zhe
Chen, Chunyun
Geng, Xue
Lin, Jie
Aly, Mohamed M. Sabry
Yang, Xulei
Wu, Min
Li, Xiaoli
Lin, Weisi
contents Vision transformers have emerged as a promising alternative to convolutional neural networks for various image analysis tasks, offering comparable or superior performance. However, one significant drawback of ViTs is their resource-intensive nature, leading to increased memory footprint, computation complexity, and power consumption. To democratize this high-performance technology and make it more environmentally friendly, it is essential to compress ViT models, reducing their resource requirements while maintaining high performance. In this paper, we introduce a new block-structured pruning to address the resource-intensive issue for ViTs, offering a balanced trade-off between accuracy and hardware acceleration. Unlike unstructured pruning or channel-wise structured pruning, block pruning leverages the block-wise structure of linear layers, resulting in more efficient matrix multiplications. To optimize this pruning scheme, our paper proposes a novel hardware-aware learning objective that simultaneously maximizes speedup and minimizes power consumption during inference, tailored to the block sparsity structure. This objective eliminates the need for empirical look-up tables and focuses solely on reducing parametrized layer connections. Moreover, our paper provides a lightweight algorithm to achieve post-training pruning for ViTs, utilizing second-order Taylor approximation and empirical optimization to solve the proposed hardware-aware objective. Extensive experiments on ImageNet are conducted across various ViT architectures, including DeiT-B and DeiT-S, demonstrating competitive performance with other pruning methods and achieving a remarkable balance between accuracy preservation and power savings. Especially, we achieve 3.93x speedup on dedicated hardware and GPUs respectively for DeiT-B, and a power reduction by 1.4x on GPUs. Code released to https://github.com/Akimoto-Cris/LPViT.
format Preprint
id arxiv_https___arxiv_org_abs_2407_02068
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle LPViT: Low-Power Semi-structured Pruning for Vision Transformers
Xu, Kaixin
Wang, Zhe
Chen, Chunyun
Geng, Xue
Lin, Jie
Aly, Mohamed M. Sabry
Yang, Xulei
Wu, Min
Li, Xiaoli
Lin, Weisi
Computer Vision and Pattern Recognition
Vision transformers have emerged as a promising alternative to convolutional neural networks for various image analysis tasks, offering comparable or superior performance. However, one significant drawback of ViTs is their resource-intensive nature, leading to increased memory footprint, computation complexity, and power consumption. To democratize this high-performance technology and make it more environmentally friendly, it is essential to compress ViT models, reducing their resource requirements while maintaining high performance. In this paper, we introduce a new block-structured pruning to address the resource-intensive issue for ViTs, offering a balanced trade-off between accuracy and hardware acceleration. Unlike unstructured pruning or channel-wise structured pruning, block pruning leverages the block-wise structure of linear layers, resulting in more efficient matrix multiplications. To optimize this pruning scheme, our paper proposes a novel hardware-aware learning objective that simultaneously maximizes speedup and minimizes power consumption during inference, tailored to the block sparsity structure. This objective eliminates the need for empirical look-up tables and focuses solely on reducing parametrized layer connections. Moreover, our paper provides a lightweight algorithm to achieve post-training pruning for ViTs, utilizing second-order Taylor approximation and empirical optimization to solve the proposed hardware-aware objective. Extensive experiments on ImageNet are conducted across various ViT architectures, including DeiT-B and DeiT-S, demonstrating competitive performance with other pruning methods and achieving a remarkable balance between accuracy preservation and power savings. Especially, we achieve 3.93x speedup on dedicated hardware and GPUs respectively for DeiT-B, and a power reduction by 1.4x on GPUs. Code released to https://github.com/Akimoto-Cris/LPViT.
title LPViT: Low-Power Semi-structured Pruning for Vision Transformers
topic Computer Vision and Pattern Recognition
url https://arxiv.org/abs/2407.02068