Image de couverture de livre

Fast, Scalable, Energy-Efficient Non-element-wise Matrix Multiplication on FPGA

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Zhu, Xuqi, Zhang, Huaizhi, Lee, JunKyu, Zhu, Jiacheng, Pal, Chandrajit, Saha, Sangeet, McDonald-Maier, Klaus D., Zhai, Xiaojun
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Artificial Intelligence Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
par: Xu, Zhihan, et autres
Publié: (2025)

FastFlow in FPGA Stacks of Data Centers
par: Paul, Rourab, et autres
Publié: (2024)

SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
par: Parthasarathy, Rishab
Publié: (2025)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2026)

Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
par: Li, Jindong, et autres
Publié: (2024)

A Scalable FPGA Architecture With Adaptive Memory Utilization for GEMM-Based Operations
par: Petropoulos, Anastasios, et autres
Publié: (2025)

MANOJAVAM: A Scalable, Unified FPGA Accelerator for Matrix Multiplication and Singular Value Decomposition in Principal Component Analysis
par: Ramasubramanian, Srivaths, et autres
Publié: (2026)

Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic
par: Gerlinghoff, Daniel, et autres
Publié: (2024)

Design and Implementation of BNN-Based Object Detection on FPGA
par: Zhao, Xuyu, et autres
Publié: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
par: Sun, Jialin, et autres
Publié: (2025)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
par: Galimberti, Andrea, et autres
Publié: (2024)

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
par: Kumari, Ruby, et autres
Publié: (2025)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

A Scalable FPGA Architecture for Quantum Computing Simulation
par: Belfore II, Lee A.
Publié: (2024)

A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
par: Bartzoudis, Nikolaos, et autres
Publié: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
par: Ramírez, Cristian, et autres
Publié: (2024)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
par: Nojehdeh, Mohammadreza Esmali, et autres
Publié: (2025)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
par: Antunes, Pedro, et autres
Publié: (2026)

Virgo: Cluster-level Matrix Unit Integration in GPUs for Scalability and Energy Efficiency
par: Kim, Hansung, et autres
Publié: (2024)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
par: Titopoulos, Vasileios, et autres
Publié: (2025)

Demystifying FPGA Hard NoC Performance
par: Liu, Sihao, et autres
Publié: (2025)

FPGA-based Hyrbid Memory Emulation System
par: Wen, Fei, et autres
Publié: (2020)

A Matrix Decomposition Method for Odd-Type Gaussian Normal Basis Multiplication
par: Phalakarn, Kittiphon, et autres
Publié: (2025)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
par: Raja, Tejas
Publié: (2024)

GUST: Graph Edge-Coloring Utilization for Accelerating Sparse Matrix Vector Multiplication
par: Gerami, Armin, et autres
Publié: (2024)

Fair and Square: Replacing One Real Multiplication with a Single Square and One Complex Multiplication with Three Squares When Performing Matrix Multiplication and Convolutions
par: Liguori, Vincenzo
Publié: (2026)

FPPS: An FPGA-Based Point Cloud Processing System
par: Zhou, Xiaofeng, et autres
Publié: (2026)

Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
par: Arockiaraj, Jebacyril, et autres
Publié: (2025)

LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
par: Papaphilippou, Philippos
Publié: (2026)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
par: Mecik, Michael, et autres
Publié: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
par: Mazouz, Alaa, et autres
Publié: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
par: Harlikar, Pracheta, et autres
Publié: (2025)

EMiX: Emulating Beyond Single-FPGA Limits
par: Kropotov, Alexander, et autres
Publié: (2026)

DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
par: Peltekis, Christodoulos, et autres
Publié: (2024)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2025)