RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866911942396870656 |
|---|---|
| author | Kim, Won Hyeok Kim, Hyeong Jin Han, Tae Hee |
| author_facet | Kim, Won Hyeok Kim, Hyeong Jin Han, Tae Hee |
| contents | The proliferation of edge devices necessitates efficient computational architectures for lightweight tasks, particularly deep neural network (DNN) inference. Traditional NPUs, though effective for such operations, face challenges in power, cost, and area when integrated into lightweight edge devices. The RISC-V architecture, known for its modularity and open-source nature, offers a viable alternative. This paper introduces the RISC-V R-extension, a novel approach to enhancing DNN process efficiency on edge devices. The extension features rented-pipeline stages and architectural pipeline registers (APR), which optimize critical operation execution, thereby reducing latency and memory access frequency. Furthermore, this extension includes new custom instructions to support these architectural improvements. Through comprehensive analysis, this study demonstrates the boost of R-extension in edge device processing, setting the stage for more responsive and intelligent edge applications. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2407_02622 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing Kim, Won Hyeok Kim, Hyeong Jin Han, Tae Hee Hardware Architecture Artificial Intelligence The proliferation of edge devices necessitates efficient computational architectures for lightweight tasks, particularly deep neural network (DNN) inference. Traditional NPUs, though effective for such operations, face challenges in power, cost, and area when integrated into lightweight edge devices. The RISC-V architecture, known for its modularity and open-source nature, offers a viable alternative. This paper introduces the RISC-V R-extension, a novel approach to enhancing DNN process efficiency on edge devices. The extension features rented-pipeline stages and architectural pipeline registers (APR), which optimize critical operation execution, thereby reducing latency and memory access frequency. Furthermore, this extension includes new custom instructions to support these architectural improvements. Through comprehensive analysis, this study demonstrates the boost of R-extension in edge device processing, setting the stage for more responsive and intelligent edge applications. |
| title | RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing |
| topic | Hardware Architecture Artificial Intelligence |
| url | https://arxiv.org/abs/2407.02622 |