Copertina

Decoupled Access-Execute enabled DVFS for tinyML deployments on STM32 microcontrollers

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Alvanaki, Elisavet Lydia, Katsaragakis, Manolis, Masouros, Dimosthenis, Xydis, Sotirios, Soudris, Dimitrios
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

SLO-aware GPU Frequency Scaling for Energy Efficient LLM Inference Serving
di: Kakolyris, Andreas Kosmas, et al.
Pubblicazione: (2024)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
di: Chaidos, Panagiotis, et al.
Pubblicazione: (2025)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
di: Armeniakos, Giorgos, et al.
Pubblicazione: (2025)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
di: Armeniakos, Giorgos, et al.
Pubblicazione: (2024)

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA
di: Leftheriotis, Aimilios, et al.
Pubblicazione: (2026)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

Neural Signal Compression using RAMAN tinyML Accelerator for BCI Applications
di: Krishna, Adithya, et al.
Pubblicazione: (2025)

A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
di: Alexandris, Georgios, et al.
Pubblicazione: (2025)

SynergAI: Edge-to-Cloud Synergy for Architecture-Driven High-Performance Orchestration for AI Inference
di: Stathopoulou, Foteini, et al.
Pubblicazione: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

Dataflow Optimized Reconfigurable Acceleration for FEM-based CFD Simulations
di: Kapetanakis, Anastassis, et al.
Pubblicazione: (2024)

TransAxx: Efficient Transformers with Approximate Computing
di: Danopoulos, Dimitrios, et al.
Pubblicazione: (2024)

Low-Cost Fuel Dispenser Prototype Using STM32 and an H-bridge motor driver
di: Bhuiyan, MD Zobaer Hossain, et al.
Pubblicazione: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
di: Leon, Vasileios, et al.
Pubblicazione: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
di: Bascuñán, Fernanda Zapata, et al.
Pubblicazione: (2025)

Leveraging Core and Uncore Frequency Scaling for Power-Efficient Serverless Workflows
di: Tzenetopoulos, Achilleas, et al.
Pubblicazione: (2024)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
di: Sarda, Giuseppe M., et al.
Pubblicazione: (2025)

Accelerating AI and Computer Vision for Satellite Pose Estimation on the Intel Myriad X Embedded SoC
di: Leon, Vasileios, et al.
Pubblicazione: (2024)

Compiler Support for Speculation in Decoupled Access/Execute Architectures
di: Szafarczyk, Robert, et al.
Pubblicazione: (2025)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
di: Leon, Vasileios, et al.
Pubblicazione: (2024)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

DataMaestro: A Versatile and Efficient Data Streaming Engine Bringing Decoupled Memory Access To Dataflow Accelerators
di: Yi, Xiaoling, et al.
Pubblicazione: (2025)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

Compilation and Execution of an Embeddable YOLO-NAS on the VTA
di: Faure-Gignoux, Anthony, et al.
Pubblicazione: (2026)

Accelerating CRONet on AMD Versal AIE-ML Engines
di: Mhatre, Kaustubh, et al.
Pubblicazione: (2026)

A Data-Driven Dynamic Execution Orchestration Architecture
di: Bai, Zhenyu, et al.
Pubblicazione: (2026)

ML-based AIG Timing Prediction to Enhance Logic Optimization
di: Jiang, Wenjing, et al.
Pubblicazione: (2024)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
di: Nojehdeh, Mohammadreza Esmali, et al.
Pubblicazione: (2025)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
di: Patras, Alexandros, et al.
Pubblicazione: (2026)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
di: Wang, Luming, et al.
Pubblicazione: (2024)

Approximate Computing Survey, Part I: Terminology and Software & Hardware Approximation Techniques
di: Leon, Vasileios, et al.
Pubblicazione: (2023)

C for a tiny system
di: Krause, Philipp Klaus, et al.
Pubblicazione: (2020)

How to keep pushing ML accelerator performance? Know your rooflines!
di: Verhelst, Marian, et al.
Pubblicazione: (2025)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
di: Tain, Benoit, et al.
Pubblicazione: (2025)

Mapping and Execution of Nested Loops on Processor Arrays: CGRAs vs. TCPAs
di: Walter, Dominik, et al.
Pubblicazione: (2025)