Image de couverture de livre

EA4RCA:Efficient AIE accelerator design framework for Regular Communication-Avoiding Algorithm

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Zhang, W. B., Liu, Y. Q., Zang, T. H., Bao, Z. S.
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
par: Zhang, Chenguang, et autres
Publié: (2024)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Accelerator
par: Liu, Xingyu, et autres
Publié: (2025)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
par: Colleman, Steven, et autres
Publié: (2024)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
par: Zhang, Haoyang, et autres
Publié: (2025)

SwiftKV: An Edge-Oriented Attention Algorithm and Multi-Head Accelerator for Fast, Efficient LLM Decoding
par: Zhang, Junming, et autres
Publié: (2026)

CAT: Customized Transformer Accelerator Framework on Versal ACAP
par: Zhang, Wenbo, et autres
Publié: (2024)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
par: Zhou, P. J., et autres
Publié: (2024)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
par: Wan, Zishen, et autres
Publié: (2025)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2025)

A Power-Efficient Hardware Implementation of L-Mul
par: Chen, Ruiqi, et autres
Publié: (2024)

ReaLM: Reliable and Efficient Large Language Model Inference with Statistical Algorithm-Based Fault Tolerance
par: Xie, Tong, et autres
Publié: (2025)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
par: Carpentieri, Nicolò, et autres
Publié: (2024)

How to keep pushing ML accelerator performance? Know your rooflines!
par: Verhelst, Marian, et autres
Publié: (2025)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
par: Wang, Xinyu, et autres
Publié: (2026)

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
par: Liu, Qunyou, et autres
Publié: (2025)

LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
par: Sun, Miao, et autres
Publié: (2026)

Online Learning Extreme Learning Machine with Low-Complexity Predictive Plasticity Rule and FPGA Implementation
par: Zang, Zhenya, et autres
Publié: (2025)

@NTT: Algorithm-Targeted NTT hardware acceleration via Design-Time Constant Optimization
par: Nabeel, Mohammed, et autres
Publié: (2026)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
par: Wang, Peipei, et autres
Publié: (2025)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
par: Ahn, Bas, et autres
Publié: (2026)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
par: Wijesinghe, W. A. Susantha
Publié: (2024)

O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
par: Cammarata, Danilo, et autres
Publié: (2026)

MING: An Automated CNN-to-Edge MLIR HLS framework
par: Bi, Jiahong, et autres
Publié: (2026)

CRYPTONITE: Scalable Accelerator Design for Cryptographic Primitives and Algorithms
par: Maheswaran, Karthikeya Sharma, et autres
Publié: (2025)

Evaluating Four FPGA-accelerated Space Use Cases based on Neural Network Algorithms for On-board Inference
par: Antunes, Pedro, et autres
Publié: (2026)

Efficient Multi-Cycle Folded Integer Multipliers
par: Houraniah, Ahmad, et autres
Publié: (2023)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
par: Kida, Misaki, et autres
Publié: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices
par: Zang, Zhenya, et autres
Publié: (2023)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
par: Bao, Xuanhao, et autres
Publié: (2026)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
par: Wang, Wenxun, et autres
Publié: (2025)

Kelle: Co-design KV Caching and eDRAM for Efficient LLM Serving in Edge Computing
par: Xia, Tianhua, et autres
Publié: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
par: Ifrim, Rares, et autres
Publié: (2025)

Accelerator-assisted Floating-point ASIP for Communication and Positioning in Massive MIMO Systems
par: Attari, Mohammad, et autres
Publié: (2025)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
par: Liu, Meng, et autres
Publié: (2024)

Focus: A Streaming Concentration Architecture for Efficient Vision-Language Models
par: Wei, Chiyue, et autres
Publié: (2025)

MCPT-Solver: An Monte Carlo Algorithm Solver Using MTJ Devices for Particle Transport Problems
par: Fu, Siqing, et autres
Publié: (2026)