Imagen de Portada

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Chang, Kaiyan, Chen, Zhirong, Zhou, Yunhao, Zhu, Wenlong, wang, kun, Xu, Haobo, Li, Cangyuan, Wang, Mengdi, Liang, Shengwen, Li, Huawei, Han, Yinhe, Wang, Ying
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
por: Chen, Zhirong, et al.
Publicado: (2025)

ChipGPT: How far are we from natural language hardware design
por: Chang, Kaiyan, et al.
Publicado: (2023)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
por: Chang, Kaiyan, et al.
Publicado: (2025)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
por: Chang, Kaiyan, et al.
Publicado: (2024)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
por: Cai, Siyang, et al.
Publicado: (2026)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
por: Yu, Jinxin, et al.
Publicado: (2026)

A System Architecture for Low Latency Multiprogramming Quantum Computing
por: Zhao, Yilun, et al.
Publicado: (2026)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
por: Zhao, Shixin, et al.
Publicado: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
por: Datar, Mandar, et al.
Publicado: (2024)

TriMoE: Augmenting GPU with AMX-Enabled CPU and DIMM-NDP for High-Throughput MoE Inference via Offloading
por: Pan, Yudong, et al.
Publicado: (2026)

GTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse
por: Ai, Chenyang, et al.
Publicado: (2024)

CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
por: Chen, Yu, et al.
Publicado: (2025)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
por: Liu, Yiqi, et al.
Publicado: (2026)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
por: Zhang, Xinmiao, et al.
Publicado: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

Large Processor Chip Model
por: Chang, Kaiyan, et al.
Publicado: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
por: Liu, Zizhen, et al.
Publicado: (2026)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
por: Tan, Yan, et al.
Publicado: (2026)

COMET: Towards Partical W4A4KV4 LLMs Serving
por: Liu, Lian, et al.
Publicado: (2024)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
por: Sun, Xiaotian, et al.
Publicado: (2024)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
por: Li, Wanqian, et al.
Publicado: (2024)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
por: Liu, Lian, et al.
Publicado: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
por: Liu, Yi, et al.
Publicado: (2025)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
por: Wang, Xinyu, et al.
Publicado: (2024)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
por: Fang, Zhigang, et al.
Publicado: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
por: Jin, Pengwei, et al.
Publicado: (2025)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
por: Liu, Lian, et al.
Publicado: (2026)

Speculative Decoding for Verilog: Speed and Quality, All in One
por: Xu, Changran, et al.
Publicado: (2025)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
por: Abdelatty, Manar, et al.
Publicado: (2024)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
por: Lyu, Hongqin, et al.
Publicado: (2025)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
por: Wang, Yonghao, et al.
Publicado: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
por: Lyu, Hongqin, et al.
Publicado: (2025)

HLSPilot: LLM-based High-Level Synthesis
por: Xiong, Chenwei, et al.
Publicado: (2024)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
por: Wei, Yangbo, et al.
Publicado: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
por: Zhu, Yaoyu, et al.
Publicado: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
por: Fang, Wenji, et al.
Publicado: (2024)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
por: Lyu, Hongqin, et al.
Publicado: (2025)