Image de couverture de livre

Deep Inverse Design for High-Level Synthesis

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Chang, Ping, Adegbija, Tosiron, Liao, Yuchao, Talarico, Claudio, Li, Ao, Roveda, Janet
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
par: Liao, Yuchao, et autres
Publié: (2024)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
par: Liao, Yuchao, et autres
Publié: (2024)

Are LLMs Any Good for High-Level Synthesis?
par: Liao, Yuchao, et autres
Publié: (2024)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
par: Liao, Yuchao, et autres
Publié: (2024)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
par: Liao, Yuchao, et autres
Publié: (2026)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
par: Aliyev, Ilkin, et autres
Publié: (2024)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
par: Choudhary, Yousuf, et autres
Publié: (2026)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
par: Gajaria, Dhruv, et autres
Publié: (2024)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
par: Choudhary, Yousuf, et autres
Publié: (2026)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
par: Aliyev, Ilkin, et autres
Publié: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
par: Gajaria, Dhruv, et autres
Publié: (2024)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
par: Aliyev, Ilkin, et autres
Publié: (2026)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
par: Aliyev, Ilkin, et autres
Publié: (2024)

STT-RAM-based Hierarchical In-Memory Computing
par: Gajaria, Dhruv, et autres
Publié: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
par: Bai, Yunsheng, et autres
Publié: (2024)

Intelligent4DSE: Optimizing High-Level Synthesis Design Space Exploration with Graph Neural Networks and Large Language Models
par: Xu, Lei, et autres
Publié: (2025)

PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
par: Wu, Yuchao, et autres
Publié: (2025)

HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
par: Abi-Karam, Stefan, et autres
Publié: (2024)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
par: Fang, Wenji, et autres
Publié: (2025)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
par: Qin, Zongyue, et autres
Publié: (2024)

HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis
par: He, Andy, et autres
Publié: (2024)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
par: Meng, Jian, et autres
Publié: (2024)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
par: Li, Weikai, et autres
Publié: (2024)

NeuroScalar: A Deep Learning Framework for Fast, Accurate, and In-the-Wild Cycle-Level Performance Prediction
par: Wadle, Shayne, et autres
Publié: (2025)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
par: Zheng, Ziyang, et autres
Publié: (2025)

Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design
par: Meech, James T.
Publié: (2023)

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration
par: Que, Zhiqiang, et autres
Publié: (2025)

TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
par: Yang, Jianlei, et autres
Publié: (2023)

RL-MUL 2.0: Multiplier Design Optimization with Parallel Deep Reinforcement Learning and Space Reduction
par: Zuo, Dongsheng, et autres
Publié: (2024)

Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
par: Gao, Mingzhe, et autres
Publié: (2024)

FPGA Co-Design for Efficient N:M Sparse and Quantized Model Inference
par: Hsieh, Fen-Yu, et autres
Publié: (2025)

AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector
par: Qiu, Yihang, et autres
Publié: (2025)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
par: He, Zifan, et autres
Publié: (2025)

Mugi: Value Level Parallelism For Efficient LLMs
par: Price, Daniel, et autres
Publié: (2026)

An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
par: Li, Tseng-Jen, et autres
Publié: (2025)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
par: Khan, Sadaf, et autres
Publié: (2024)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
par: Zhang, Zehuan, et autres
Publié: (2026)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
par: Bhandwaldar, Abhishek, et autres
Publié: (2026)

NAS-Cap: Deep-Learning Driven 3-D Capacitance Extraction with Neural Architecture Search and Data Augmentation
par: Li, Haoyuan, et autres
Publié: (2024)

AP-DRL: A Synergistic Algorithm-Hardware Framework for Automatic Task Partitioning of Deep Reinforcement Learning on Versal ACAP
par: Li, Enlai, et autres
Publié: (2026)