Image de couverture de livre

Weight Block Sparsity: Training, Compilation, and AI Engine Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	D'Alberto, Paolo, Jeong, Taehee, Jain, Akshai, Manjunath, Shreyas, Sarmah, Mrinal, Hsu, Samuel, Raparti, Yaswanth, Pipralia, Nitesh
Format:	Preprint
Publié:	2024
Sujets:	Machine Learning Hardware Architecture Computation and Language C.5; D.3.4
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
par: Qu, Songyun, et autres
Publié: (2024)

Zen-Attention: A Compiler Framework for Dynamic Attention Folding on AMD NPUs
par: Deshmukh, Aadesh, et autres
Publié: (2025)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
par: Li, Changhong, et autres
Publié: (2025)

Inside VOLT: Designing an Open-Source GPU Compiler
par: Jeong, Shinnung, et autres
Publié: (2025)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
par: Zhong, Ming, et autres
Publié: (2025)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

FireFly-T: High-Throughput Sparsity Exploitation for Spiking Transformer Acceleration with Dual-Engine Overlay Architecture
par: Li, Tenglong, et autres
Publié: (2025)

A Bit Level Weight Reordering Strategy Based on Column Similarity to Explore Weight Sparsity in RRAM-based NN Accelerator
par: Yang, Weiping, et autres
Publié: (2025)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
par: Siracusa, Marco, et autres
Publié: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
par: Aliyev, Ilkin, et autres
Publié: (2024)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
par: Mitsunari, Shigeo, et autres
Publié: (2026)

DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
par: Peltekis, Christodoulos, et autres
Publié: (2024)

IMAGine: An In-Memory Accelerated GEMV Engine Overlay
par: Kabir, MD Arafat, et autres
Publié: (2024)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
par: Wu, Haibin, et autres
Publié: (2024)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
par: Wei, Chiyue, et autres
Publié: (2025)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
par: Jain, Devansh, et autres
Publié: (2025)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
par: Sun, Xiaotian, et autres
Publié: (2024)

VIKIN: A Reconfigurable Accelerator for KANs and MLPs with Two-Stage Sparsity Support
par: Ou, Wenhui, et autres
Publié: (2026)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
par: Jain, Lavi, et autres
Publié: (2026)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
par: Hsu, Po-Kai, et autres
Publié: (2026)

Sparsity-Aware Streaming SNN Accelerator with Output-Channel Dataflow for Automatic Modulation Classification
par: Yang, Kuilian, et autres
Publié: (2026)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
par: Xie, Jiahan, et autres
Publié: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
par: Zhao, Shixin, et autres
Publié: (2025)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
par: Wang, Huizheng, et autres
Publié: (2024)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
par: Yu, Zhewen, et autres
Publié: (2024)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
par: Li, Tenglong, et autres
Publié: (2024)

Accelerating Elliptic Curve Point Additions on Versal AI Engine for Multi-scalar Multiplication
par: Ohno, Ayumi, et autres
Publié: (2025)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
par: Mhatre, Kaustubh, et autres
Publié: (2025)

TYTAN: Taylor-series based Non-Linear Activation Engine for Deep Learning Accelerators
par: Pramanik, Soham, et autres
Publié: (2025)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)

FlexNeRFer: A Multi-Dataflow, Adaptive Sparsity-Aware Accelerator for On-Device NeRF Rendering
par: Noh, Seock-Hwan, et autres
Publié: (2025)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
par: Wang, Huizheng, et autres
Publié: (2025)

BBS: Bi-directional Bit-level Sparsity for Deep Learning Acceleration
par: Chen, Yuzong, et autres
Publié: (2024)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
par: Guimarães, Maria Fernanda Oliveira, et autres
Publié: (2026)

Noncontact Multi-Point Vital Sign Monitoring with mmWave MIMO Radar
par: Ren, Wei, et autres
Publié: (2024)

DiSC: Resolution-Scalable Acceleration of Diffusion Models by Exploiting Sparsity and Cached Token Reuse with Hash-based Distribution
par: Yoon, Jieon, et autres
Publié: (2026)

A Sparsity-Aware Autonomous Path Planning Accelerator with HW/SW Co-Design and Multi-Level Dataflow Optimization
par: Zhang, Yifan, et autres
Publié: (2025)

LLM-Aided Compilation for Tensor Accelerators
par: Hong, Charles, et autres
Publié: (2024)