Image de couverture de livre

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Feng, Yinxiao, Ma, Kaisheng
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
par: Feng, Yinxiao, et autres
Publié: (2022)

Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
par: Iff, Patrick, et autres
Publié: (2026)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
par: Zhu, Xiaolei, et autres
Publié: (2025)

A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence
par: Kundu, Yudhishthira, et autres
Publié: (2025)

RailX: A Flexible, Scalable, and Low-Cost Network Architecture for Hyper-Scale LLM Training Systems
par: Feng, Yinxiao, et autres
Publié: (2025)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
par: Rashidi, Saeed, et autres
Publié: (2024)

Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
par: Luo, Shuqing, et autres
Publié: (2026)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
par: Zhu, Jingchen, et autres
Publié: (2024)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
par: Liu, Yiqi, et autres
Publié: (2026)

WaferLLM: Large Language Model Inference at Wafer Scale
par: He, Congjie, et autres
Publié: (2025)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
par: Wang, Huizheng, et autres
Publié: (2025)

Record Acceleration of the Two-Dimensional Ising Model Using High-Performance Wafer Scale Engine
par: Van Essendelft, Dirk, et autres
Publié: (2024)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
par: Tan, Zhanhong, et autres
Publié: (2024)

When Routers, Switches and Interconnects Compute: A processing-in-interconnect Paradigm for Scalable Neuromorphic AI
par: Srivatsav, Madhuvanthi, et autres
Publié: (2025)

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
par: Tarraga-Moreno, Joaquin, et autres
Publié: (2025)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
par: Iff, Patrick, et autres
Publié: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
par: Chen, Shixin, et autres
Publié: (2024)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
par: Ilmberger, Joscha, et autres
Publié: (2025)

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network
par: Jiang, Aojie, et autres
Publié: (2026)

LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference
par: Zheng, Jianing, et autres
Publié: (2025)

Link Quality Aware Pathfinding for Chiplet Interconnects
par: Yen, Aaron, et autres
Publié: (2026)

A Hybrid Delay Model for Interconnected Multi-Input Gates
par: Ferdowsi, Arman, et autres
Publié: (2024)

A Scalable FPGA Architecture With Adaptive Memory Utilization for GEMM-Based Operations
par: Petropoulos, Anastasios, et autres
Publié: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
par: Wang, Xiaoke, et autres
Publié: (2026)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
par: Harlikar, Pracheta, et autres
Publié: (2025)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
par: Iff, Patrick, et autres
Publié: (2025)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
par: Shohel, Mohammad Abdullah Al, et autres
Publié: (2021)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
par: Wang, Zhao, et autres
Publié: (2021)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
par: Cai, Jingwei, et autres
Publié: (2025)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2026)

PIM-malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures
par: Lee, Dongjae, et autres
Publié: (2025)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion
par: Ko, Younghoon, et autres
Publié: (2026)

Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication
par: Riedel, Samuel, et autres
Publié: (2025)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
par: Rogenmoser, Michael, et autres
Publié: (2025)

Best Practices for Large Load Interconnections: A North American Perspective on Data Centers
par: Zahedi, Rafi, et autres
Publié: (2026)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
par: Zhao, Hongwei, et autres
Publié: (2025)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
par: Biglari, Siamak, et autres
Publié: (2024)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
par: Shi, Rui, et autres
Publié: (2025)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
par: Garg, Raveesh, et autres
Publié: (2024)