Imagen de Portada

RTL Verification for Secure Speculation Using Contract Shadow Logic

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Tan, Qinhan, Yang, Yuheng, Bourgeat, Thomas, Malik, Sharad, Yan, Mengjia
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Parendi: Thousand-Way Parallel RTL Simulation
por: Emami, Mahyar, et al.
Publicado: (2024)

Using LLMs to Facilitate Formal Verification of RTL
por: Orenes-Vera, Marcelo, et al.
Publicado: (2023)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
por: Li, Chengxi, et al.
Publicado: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
por: Hu, Yuchen, et al.
Publicado: (2024)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
por: Chao, Zhiteng, et al.
Publicado: (2025)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
por: Kvalsvik, Amund Bergland, et al.
Publicado: (2025)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
por: Qin, Kun, et al.
Publicado: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
por: Wang, Yonghao, et al.
Publicado: (2026)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
por: Zhu, Yan, et al.
Publicado: (2026)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
por: Yin, Shuo, et al.
Publicado: (2026)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
por: Chang, Fu-Chieh, et al.
Publicado: (2026)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
por: Maddala, Karthik, et al.
Publicado: (2024)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
por: Zhao, Yujie, et al.
Publicado: (2025)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
por: Ye, Junhao, et al.
Publicado: (2025)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
por: Tang, Jiaping, et al.
Publicado: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
por: Chen, Lu, et al.
Publicado: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
por: Shih, Yu-An, et al.
Publicado: (2025)

ROVER: RTL Optimization via Verified E-Graph Rewriting
por: Coward, Samuel, et al.
Publicado: (2024)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
por: Sehm, Robin, et al.
Publicado: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
por: Yu, Zhongzhi, et al.
Publicado: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
por: Tsai, Yun-Da, et al.
Publicado: (2023)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
por: Tang, Jiaping, et al.
Publicado: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
por: Tan, Yan, et al.
Publicado: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
por: Mankali, Lakshmi Likhitha, et al.
Publicado: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
por: Deng, Chenhui, et al.
Publicado: (2026)

MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
por: Chaurasia, Ansh
Publicado: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
por: Qi, Haomin, et al.
Publicado: (2025)

SystolicAttention: Fusing FlashAttention within a Single Systolic Array
por: Lin, Jiawei, et al.
Publicado: (2025)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
por: Allam, Ahmed, et al.
Publicado: (2024)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
por: Fang, Wenji, et al.
Publicado: (2026)

31.1 A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding
por: Dong, Pingcheng, et al.
Publicado: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
por: Krupp, Lukas, et al.
Publicado: (2026)