Chip Placement with Diffusion Models
Fuente:
arXiv
Guardado en:
| Autores principales: | Lee, Vint, Nguyen, Minh, Elzeiny, Leena, Deng, Chun, Abbeel, Pieter, Wawrzynek, John |
|---|---|
| Formato: | Preprint |
| Publicado: |
2024
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
FlowPlace: Flow Matching for Chip Placement
por: Xie, Peng, et al.
Publicado: (2026)
por: Xie, Peng, et al.
Publicado: (2026)
Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation
por: Deng, Zhihui, et al.
Publicado: (2024)
por: Deng, Zhihui, et al.
Publicado: (2024)
The False Dawn: Reevaluating Google's Reinforcement Learning for Chip Macro Placement
por: Markov, Igor L.
Publicado: (2023)
por: Markov, Igor L.
Publicado: (2023)
BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
por: Xue, Ke, et al.
Publicado: (2025)
por: Xue, Ke, et al.
Publicado: (2025)
ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
por: Xu, Ning, et al.
Publicado: (2024)
por: Xu, Ning, et al.
Publicado: (2024)
Multimodal Chip Physical Design Engineer Assistant
por: Tsai, Yun-Da, et al.
Publicado: (2025)
por: Tsai, Yun-Da, et al.
Publicado: (2025)
FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning
por: Wang, Shang, et al.
Publicado: (2024)
por: Wang, Shang, et al.
Publicado: (2024)
On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)
por: Huang, Wei, et al.
Publicado: (2023)
TransPlace: Transferable Circuit Global Placement via Graph Neural Network
por: Hou, Yunbo, et al.
Publicado: (2025)
por: Hou, Yunbo, et al.
Publicado: (2025)
EXION: Exploiting Inter- and Intra-Iteration Output Sparsity for Diffusion Models
por: Heo, Jaehoon, et al.
Publicado: (2025)
por: Heo, Jaehoon, et al.
Publicado: (2025)
MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
por: Rahman, Tousif, et al.
Publicado: (2024)
por: Rahman, Tousif, et al.
Publicado: (2024)
HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
por: Tang, Jinwei, et al.
Publicado: (2024)
por: Tang, Jinwei, et al.
Publicado: (2024)
Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
por: Wang, Zhihai, et al.
Publicado: (2024)
por: Wang, Zhihai, et al.
Publicado: (2024)
Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
por: Yu, Tao, et al.
Publicado: (2024)
por: Yu, Tao, et al.
Publicado: (2024)
NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
por: Read, James, et al.
Publicado: (2025)
por: Read, James, et al.
Publicado: (2025)
ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
por: Deng, Chenhui, et al.
Publicado: (2024)
por: Deng, Chenhui, et al.
Publicado: (2024)
PreSto: An In-Storage Data Preprocessing System for Training Recommendation Models
por: Lee, Yunjae, et al.
Publicado: (2024)
por: Lee, Yunjae, et al.
Publicado: (2024)
MoNDE: Mixture of Near-Data Experts for Large-Scale Sparse Models
por: Kim, Taehyun, et al.
Publicado: (2024)
por: Kim, Taehyun, et al.
Publicado: (2024)
DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
por: Wu, Bing-Yue, et al.
Publicado: (2025)
por: Wu, Bing-Yue, et al.
Publicado: (2025)
ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation
por: Yu, Zhongkai, et al.
Publicado: (2026)
por: Yu, Zhongkai, et al.
Publicado: (2026)
HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis
por: He, Andy, et al.
Publicado: (2024)
por: He, Andy, et al.
Publicado: (2024)
Improving Quantization with Post-Training Model Expansion
por: Franco, Giuseppe, et al.
Publicado: (2025)
por: Franco, Giuseppe, et al.
Publicado: (2025)
HiFloat4 Format for Language Model Inference
por: Luo, Yuanyong, et al.
Publicado: (2026)
por: Luo, Yuanyong, et al.
Publicado: (2026)
Challenges and Research Directions for Large Language Model Inference Hardware
por: Ma, Xiaoyu, et al.
Publicado: (2026)
por: Ma, Xiaoyu, et al.
Publicado: (2026)
eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations
por: Bamberg, Lennart, et al.
Publicado: (2025)
por: Bamberg, Lennart, et al.
Publicado: (2025)
LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
por: Chang, Chen-Chia, et al.
Publicado: (2024)
por: Chang, Chen-Chia, et al.
Publicado: (2024)
Efficient Arbitrary Precision Acceleration for Large Language Models on GPU Tensor Cores
por: Ma, Shaobo, et al.
Publicado: (2024)
por: Ma, Shaobo, et al.
Publicado: (2024)
tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI
por: Nair, Harideep, et al.
Publicado: (2024)
por: Nair, Harideep, et al.
Publicado: (2024)
Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM
por: Li, Bingbing, et al.
Publicado: (2024)
por: Li, Bingbing, et al.
Publicado: (2024)
MonoSparse-CAM: Efficient Tree Model Processing via Monotonicity and Sparsity in CAMs
por: Molom-Ochir, Tergel, et al.
Publicado: (2024)
por: Molom-Ochir, Tergel, et al.
Publicado: (2024)
MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantization
por: Ramachandran, Akshat, et al.
Publicado: (2024)
por: Ramachandran, Akshat, et al.
Publicado: (2024)
Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
por: Yadav, Divakar Kumar, et al.
Publicado: (2026)
por: Yadav, Divakar Kumar, et al.
Publicado: (2026)
HPD: Hybrid Projection Decomposition for Robust State Space Models on Analog CIM Hardware
por: Feng, Yuannuo, et al.
Publicado: (2025)
por: Feng, Yuannuo, et al.
Publicado: (2025)
Scaling Multi-Node Mixture-of-Experts Inference Using Expert Activation Patterns
por: Bambhaniya, Abhimanyu, et al.
Publicado: (2026)
por: Bambhaniya, Abhimanyu, et al.
Publicado: (2026)
SmartQuant: CXL-based AI Model Store in Support of Runtime Configurable Weight Quantization
por: Xie, Rui, et al.
Publicado: (2024)
por: Xie, Rui, et al.
Publicado: (2024)
LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
por: Chang, Chen-Chia, et al.
Publicado: (2025)
por: Chang, Chen-Chia, et al.
Publicado: (2025)
Late Breaking Results: Quamba-SE: Soft-edge Quantizer for Activations in State Space Models
por: Chen, Yizhi, et al.
Publicado: (2026)
por: Chen, Yizhi, et al.
Publicado: (2026)
rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGA
por: Rahimifar, Mohammad Mehdi, et al.
Publicado: (2024)
por: Rahimifar, Mohammad Mehdi, et al.
Publicado: (2024)
FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design
por: Nazzal, Mahmoud, et al.
Publicado: (2025)
por: Nazzal, Mahmoud, et al.
Publicado: (2025)
Fast, Scalable, Energy-Efficient Non-element-wise Matrix Multiplication on FPGA
por: Zhu, Xuqi, et al.
Publicado: (2024)
por: Zhu, Xuqi, et al.
Publicado: (2024)
Ejemplares similares
-
FlowPlace: Flow Matching for Chip Placement
por: Xie, Peng, et al.
Publicado: (2026) -
Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation
por: Deng, Zhihui, et al.
Publicado: (2024) -
The False Dawn: Reevaluating Google's Reinforcement Learning for Chip Macro Placement
por: Markov, Igor L.
Publicado: (2023) -
BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
por: Xue, Ke, et al.
Publicado: (2025) -
ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
por: Xu, Ning, et al.
Publicado: (2024)